From: Hans Verkuil <hverkuil+cisco@kernel.org>
To: Svyatoslav Ryhel <clamor95@gmail.com>
Cc: "Maarten Lankhorst" <maarten.lankhorst@linux.intel.com>,
"Maxime Ripard" <mripard@kernel.org>,
"Thomas Zimmermann" <tzimmermann@suse.de>,
"David Airlie" <airlied@gmail.com>,
"Simona Vetter" <simona@ffwll.ch>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"Thierry Reding" <thierry.reding@gmail.com>,
"Jonathan Hunter" <jonathanh@nvidia.com>,
"Sowjanya Komatineni" <skomatineni@nvidia.com>,
"Luca Ceresoli" <luca.ceresoli@bootlin.com>,
"Prashant Gaikwad" <pgaikwad@nvidia.com>,
"Michael Turquette" <mturquette@baylibre.com>,
"Stephen Boyd" <sboyd@kernel.org>,
"Mikko Perttunen" <mperttunen@nvidia.com>,
"Mauro Carvalho Chehab" <mchehab@kernel.org>,
"Greg Kroah-Hartman" <gregkh@linuxfoundation.org>,
"Jonas Schwöbel" <jonasschwoebel@yahoo.de>,
"Dmitry Osipenko" <digetx@gmail.com>,
"Charan Pedumuru" <charan.pedumuru@gmail.com>,
"Diogo Ivo" <diogo.ivo@tecnico.ulisboa.pt>,
"Aaron Kling" <webgeek1234@gmail.com>,
"Arnd Bergmann" <arnd@arndb.de>,
dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org,
linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-media@vger.kernel.org, linux-clk@vger.kernel.org,
linux-staging@lists.linux.dev
Subject: Re: [PATCH v5 00/23] tegra-video: add CSI support for Tegra20 and Tegra30
Date: Mon, 27 Oct 2025 17:30:32 +0100 [thread overview]
Message-ID: <f1ac1e4a-09cf-4cbc-8555-87111ef5810a@kernel.org> (raw)
In-Reply-To: <CAPVz0n1aj8A5L50WcO-W4jSH2t6kfi6qXN-2FkmZxiAYJUN3vg@mail.gmail.com>
On 27/10/2025 17:26, Svyatoslav Ryhel wrote:
> пн, 27 жовт. 2025 р. о 18:08 Hans Verkuil <hverkuil+cisco@kernel.org> пише:
>>
>> Hi Svyatoslav,
>>
>> On 22/10/2025 16:20, Svyatoslav Ryhel wrote:
>>> Add support for MIPI CSI device found in Tegra20 and Tegra30 SoC along
>>> with a set of changes required for that.
>>
>> Other than patch 06/23 that looked iffy (although the original code was iffy as
>> already), for which I posted a review, this series looks almost ready.
>
> 06/23 addresses issue I have encountered while testing with mt9m114 I
> will add detailed explanation later in the 06/23 commit discussion.
>
>>
>> Should the clk patches be merged together with the media patches? Or can those
>> go in via the clk subsystem? If it is the latter, then I'll need an Acked-by from the
>> clk subsystem maintainer.
>>
>
> I suppose this should be discussed between staging and clk subsystem
> maintainers I am fine with any conclusion.
>
>> Regarding the bindings: all except 21/23 are Acked.
>
> Maybe you did not notice, but 21/23 has reviewed-by from Rob Herring.
Ah yes, Rob replied. Good.
>
>>
>> I have one question regarding testing: in the past I tested this driver with a
>> Jetson TX1 devkit and a camera sensor. One of the main reasons this driver is still
>> in staging is that I never got that to work reliably: after 10-30 minutes it would
>> lose sync and streaming would stop.
>>
>> Unfortunately I never had the time to dig deeper into that.
>>
>> So have you tested this with a camera sensor? And if so, does it stream reliably?
>> I.e. just let it stream for 24 hours and see if that works.
>>
>> If it is reliable for you, then I think this driver should be moved to drivers/media.
>
> Streaming works but I did not tested for such prolonged periods of
> time. Scope of this patchset is bringing CSI support for
> Tegra20/Tegra30, extended testing and move to media can be done in
> followup.
I'd really appreciate it if you can do a duration test. Perhaps start streaming on
Friday and let it run for the weekend?
Regards,
Hans
>
>>
>> Regards,
>>
>> Hans
>>
>>>
>>> ---
>>> Changes in v2:
>>> - vi_sensor gated through csus
>>> - TEGRA30_CLK_CLK_MAX moved to clk-tegra30
>>> - adjusted commit titles and messages
>>> - clk_register_clkdev dropped from pad clock registration
>>> - removed tegra30-vi/vip and used tegra20 fallback
>>> - added separate csi schema for tegra20-csi and tegra30-csi
>>> - fixet number of VI channels
>>> - adjusted tegra_vi_out naming
>>> - fixed yuv_input_format to main_input_format
>>> - MIPI calibration refsctored for Tegra114+ and added support for
>>> pre-Tegra114 to use CSI as a MIPI calibration device
>>> - switched ENOMEM to EBUSY
>>> - added check into tegra_channel_get_remote_csi_subdev
>>> - moved avdd-dsi-csi-supply into CSI
>>> - next_fs_sp_idx > next_fs_sp_value
>>> - removed host1x_syncpt_incr from framecounted syncpoint
>>> - csi subdev request moved before frame cycle
>>>
>>> Changes in v3:
>>> - tegra20 and tegra30 csi schema merged
>>> - removed unneeded properties and requirements from schema
>>> - improved vendor specific properties description
>>> - added tegra20 csus parent mux
>>> - improved commit descriptions
>>> - redesigned MIPI-calibration to expose less SoC related data into header
>>> - commit "staging: media: tegra-video: csi: add support for SoCs with integrated
>>> MIPI calibration" dropped as unneeded
>>> - improved tegra_channel_get_remote_device_subdev logic
>>> - avdd-dsi-csi-supply moved from vi to csi for p2597 and p3450-0000
>>> - software syncpoint counters switched to direct reading
>>> - adjusted planar formats offset calculation
>>>
>>> Changes in v4:
>>> - removed ifdefs from tegra_mipi_driver
>>> - document Tegra132 MIPI calibration device
>>> - switched to use BIT macro in tegra114-mipi
>>> - pinctrl changes moved to a separate patch
>>> - ERESTARTSYS workaround preserved for now
>>> - tegra_mipi_add_provider replaced with devm_tegra_mipi_add_provider
>>> - reworked bytesperline and sizeimage calculaion
>>>
>>> Changes in v5:
>>> - dropped patch 1/24 of v4 since it was picked to pinctrl tree
>>> - added reasoning for tegra132 comaptible into commit desctiption
>>> - moved clocks into common section in tegra20-csi schema
>>> - added note regarding ERESTARTSYS
>>> ---
>>>
>>> Svyatoslav Ryhel (23):
>>> clk: tegra: set CSUS as vi_sensor's gate for Tegra20, Tegra30 and
>>> Tegra114
>>> dt-bindings: clock: tegra30: Add IDs for CSI pad clocks
>>> clk: tegra30: add CSI pad clock gates
>>> dt-bindings: display: tegra: document Tegra30 VI and VIP
>>> staging: media: tegra-video: expand VI and VIP support to Tegra30
>>> staging: media: tegra-video: vi: adjust get_selection op check
>>> staging: media: tegra-video: vi: add flip controls only if no source
>>> controls are provided
>>> staging: media: tegra-video: csi: move CSI helpers to header
>>> gpu: host1x: convert MIPI to use operation function pointers
>>> dt-bindings: display: tegra: document Tegra132 MIPI calibration device
>>> staging: media: tegra-video: vi: improve logic of source requesting
>>> staging: media: tegra-video: csi: move avdd-dsi-csi-supply from VI to
>>> CSI
>>> arm64: tegra: move avdd-dsi-csi-supply into CSI node
>>> staging: media: tegra-video: tegra20: set correct maximum width and
>>> height
>>> staging: media: tegra-video: tegra20: add support for second output of
>>> VI
>>> staging: media: tegra-video: tegra20: adjust format align calculations
>>> staging: media: tegra-video: tegra20: set VI HW revision
>>> staging: media: tegra-video: tegra20: increase maximum VI clock
>>> frequency
>>> staging: media: tegra-video: tegra20: expand format support with
>>> RAW8/10 and YUV422/YUV420p 1X16
>>> staging: media: tegra-video: tegra20: adjust luma buffer stride
>>> dt-bindings: display: tegra: document Tegra20 and Tegra30 CSI
>>> ARM: tegra: add CSI nodes for Tegra20 and Tegra30
>>> staging: media: tegra-video: add CSI support for Tegra20 and Tegra30
>>>
>>> .../display/tegra/nvidia,tegra114-mipi.yaml | 1 +
>>> .../display/tegra/nvidia,tegra20-csi.yaml | 138 +++
>>> .../display/tegra/nvidia,tegra20-vi.yaml | 19 +-
>>> .../display/tegra/nvidia,tegra20-vip.yaml | 9 +-
>>> arch/arm/boot/dts/nvidia/tegra20.dtsi | 19 +-
>>> arch/arm/boot/dts/nvidia/tegra30.dtsi | 24 +-
>>> .../arm64/boot/dts/nvidia/tegra210-p2597.dtsi | 4 +-
>>> .../boot/dts/nvidia/tegra210-p3450-0000.dts | 4 +-
>>> drivers/clk/tegra/clk-tegra114.c | 7 +-
>>> drivers/clk/tegra/clk-tegra20.c | 20 +-
>>> drivers/clk/tegra/clk-tegra30.c | 21 +-
>>> drivers/gpu/drm/tegra/dsi.c | 1 +
>>> drivers/gpu/host1x/Makefile | 1 +
>>> drivers/gpu/host1x/mipi.c | 525 ++---------
>>> drivers/gpu/host1x/tegra114-mipi.c | 483 +++++++++++
>>> drivers/staging/media/tegra-video/Makefile | 1 +
>>> drivers/staging/media/tegra-video/csi.c | 70 +-
>>> drivers/staging/media/tegra-video/csi.h | 16 +
>>> drivers/staging/media/tegra-video/tegra20.c | 820 +++++++++++++++---
>>> drivers/staging/media/tegra-video/vi.c | 56 +-
>>> drivers/staging/media/tegra-video/vi.h | 6 +-
>>> drivers/staging/media/tegra-video/video.c | 8 +-
>>> drivers/staging/media/tegra-video/vip.c | 4 +-
>>> include/dt-bindings/clock/tegra30-car.h | 3 +-
>>> include/linux/host1x.h | 10 -
>>> include/linux/tegra-mipi-cal.h | 57 ++
>>> 26 files changed, 1657 insertions(+), 670 deletions(-)
>>> create mode 100644 Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-csi.yaml
>>> create mode 100644 drivers/gpu/host1x/tegra114-mipi.c
>>> create mode 100644 include/linux/tegra-mipi-cal.h
>>>
>>
next prev parent reply other threads:[~2025-10-27 16:30 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-22 14:20 [PATCH v5 00/23] tegra-video: add CSI support for Tegra20 and Tegra30 Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 01/23] clk: tegra: set CSUS as vi_sensor's gate for Tegra20, Tegra30 and Tegra114 Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 02/23] dt-bindings: clock: tegra30: Add IDs for CSI pad clocks Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 03/23] clk: tegra30: add CSI pad clock gates Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 04/23] dt-bindings: display: tegra: document Tegra30 VI and VIP Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 05/23] staging: media: tegra-video: expand VI and VIP support to Tegra30 Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 06/23] staging: media: tegra-video: vi: adjust get_selection op check Svyatoslav Ryhel
2025-10-27 15:44 ` Hans Verkuil
2025-10-27 16:49 ` Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 07/23] staging: media: tegra-video: vi: add flip controls only if no source controls are provided Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 08/23] staging: media: tegra-video: csi: move CSI helpers to header Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 09/23] gpu: host1x: convert MIPI to use operation function pointers Svyatoslav Ryhel
2025-11-14 14:27 ` Thierry Reding
2025-10-22 14:20 ` [PATCH v5 10/23] dt-bindings: display: tegra: document Tegra132 MIPI calibration device Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 11/23] staging: media: tegra-video: vi: improve logic of source requesting Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 12/23] staging: media: tegra-video: csi: move avdd-dsi-csi-supply from VI to CSI Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 13/23] arm64: tegra: move avdd-dsi-csi-supply into CSI node Svyatoslav Ryhel
2025-11-14 14:52 ` Thierry Reding
2025-10-22 14:20 ` [PATCH v5 14/23] staging: media: tegra-video: tegra20: set correct maximum width and height Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 15/23] staging: media: tegra-video: tegra20: add support for second output of VI Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 16/23] staging: media: tegra-video: tegra20: adjust format align calculations Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 17/23] staging: media: tegra-video: tegra20: set VI HW revision Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 18/23] staging: media: tegra-video: tegra20: increase maximum VI clock frequency Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 19/23] staging: media: tegra-video: tegra20: expand format support with RAW8/10 and YUV422/YUV420p 1X16 Svyatoslav Ryhel
2025-10-22 14:20 ` [PATCH v5 20/23] staging: media: tegra-video: tegra20: adjust luma buffer stride Svyatoslav Ryhel
2025-10-27 16:08 ` [PATCH v5 00/23] tegra-video: add CSI support for Tegra20 and Tegra30 Hans Verkuil
2025-10-27 16:26 ` Svyatoslav Ryhel
2025-10-27 16:30 ` Hans Verkuil [this message]
2025-10-27 16:32 ` Svyatoslav Ryhel
2025-10-28 17:59 ` Luca Ceresoli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f1ac1e4a-09cf-4cbc-8555-87111ef5810a@kernel.org \
--to=hverkuil+cisco@kernel.org \
--cc=airlied@gmail.com \
--cc=arnd@arndb.de \
--cc=charan.pedumuru@gmail.com \
--cc=clamor95@gmail.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=digetx@gmail.com \
--cc=diogo.ivo@tecnico.ulisboa.pt \
--cc=dri-devel@lists.freedesktop.org \
--cc=gregkh@linuxfoundation.org \
--cc=jonasschwoebel@yahoo.de \
--cc=jonathanh@nvidia.com \
--cc=krzk+dt@kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-media@vger.kernel.org \
--cc=linux-staging@lists.linux.dev \
--cc=linux-tegra@vger.kernel.org \
--cc=luca.ceresoli@bootlin.com \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mchehab@kernel.org \
--cc=mperttunen@nvidia.com \
--cc=mripard@kernel.org \
--cc=mturquette@baylibre.com \
--cc=pgaikwad@nvidia.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=simona@ffwll.ch \
--cc=skomatineni@nvidia.com \
--cc=thierry.reding@gmail.com \
--cc=tzimmermann@suse.de \
--cc=webgeek1234@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).