From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net [23.128.96.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 314522D78A for ; Thu, 26 Oct 2023 10:36:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="p3pQMpwf" Received: from mail-lf1-x136.google.com (mail-lf1-x136.google.com [IPv6:2a00:1450:4864:20::136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id ABD221A5 for ; Thu, 26 Oct 2023 03:36:55 -0700 (PDT) Received: by mail-lf1-x136.google.com with SMTP id 2adb3069b0e04-507d1cc0538so947314e87.2 for ; Thu, 26 Oct 2023 03:36:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698316614; x=1698921414; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=mUjNYugWXfB4iPjrQerwJC5Hgqu+kEPnTtwC5PAjmHM=; b=p3pQMpwfnFqb2K5aHx3zyaRGxaEs6o/n/DLkGLJgHcmPXcGdr84CA7Sk6GPfBnYLL6 HzlXk28OSS9EYlgoqwEoL13lJp2184Ci52hhJsaCMTiAr957IFr4e5/YLP5N7UTDxk58 72dqL+KV54jXC7BBKOYa0XOliiabqsYRpndeF+d2USXrouOTcdxNsi849ZWN1ElGDTsb 0C0czCnIXubacTSZrwsctCz3rUTSSKHYpf3BpFTlDXVCL76t11m4JbAVDFTrtt5RLgF6 /GkwgEAakDoEQYLnSvuTkMsEVCcvgiqcERk5VYe5zS+X0EplWS4rmXL51dKq7XUoxIEK pbKg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698316614; x=1698921414; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=mUjNYugWXfB4iPjrQerwJC5Hgqu+kEPnTtwC5PAjmHM=; b=pGrKILVwSTTRVQ9eF42HS+jEbFAMq/mA3LLEjDKdbkb5NenRRjWYOf4uGSNHCCJOQH YOoU0LtgRtMQh9OY8FCFOLE0OIH5EJALL8Do6eY1zpANJWs15d2MrTGze4xwRAR2BHe3 +RJtFhAEfM7aDlkbob/DjpMb/TqBOkw9pt8Ziu2+g4LT7Kc5DpLnTtLcvW31uNkY4XYk n2XaaLiB9KGSiUBLU9+VTt6ECZkNyK9S0AAHVo5LSlwU9rmGyg2eNxZS4lyn0GsZnH8B 1JwDGSJxGtb3dCFK6lWIsq3W0mFYwdnFMWpWpbpQtzqskMi5s6PN/6lTRhoPh5NWv2aG xY+g== X-Gm-Message-State: AOJu0YwgAGy9kQeer/zd7x32m1Bq+FSzy7kudkz+S/iXf+O2aC5EDCf9 7GbImeWRRrn6tu/ujTXo5baIRA== X-Google-Smtp-Source: AGHT+IFR0kYrbz9KcWn983kcAAoVAZwmsmcMvoxTT7Cvu2H6TdPX2KPUjQ3lbuBZaawGsE3WlDdQZw== X-Received: by 2002:a19:4f04:0:b0:507:a001:792e with SMTP id d4-20020a194f04000000b00507a001792emr12867972lfb.46.1698316613735; Thu, 26 Oct 2023 03:36:53 -0700 (PDT) Received: from [172.30.204.123] (UNUSED.212-182-62-129.lubman.net.pl. [212.182.62.129]) by smtp.gmail.com with ESMTPSA id n24-20020a05651203f800b00501c8959f6asm2954228lfq.98.2023.10.26.03.36.50 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 26 Oct 2023 03:36:53 -0700 (PDT) Message-ID: Date: Thu, 26 Oct 2023 12:36:49 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH 3/5] arm64: dts: qcom: Add base SC8380XP dtsi and the QCP dts Content-Language: en-US To: Sibi Sankar , andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, catalin.marinas@arm.com, ulf.hansson@linaro.org Cc: agross@kernel.org, conor+dt@kernel.org, ayan.kumar.halder@amd.com, j@jannau.net, dmitry.baryshkov@linaro.org, nfraprado@collabora.com, m.szyprowski@samsung.com, u-kumar1@ti.com, peng.fan@nxp.com, lpieralisi@kernel.org, quic_rjendra@quicinc.com, abel.vesa@linaro.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, quic_tsoni@quicinc.com, neil.armstrong@linaro.org References: <20231025142427.2661-1-quic_sibis@quicinc.com> <20231025142427.2661-4-quic_sibis@quicinc.com> From: Konrad Dybcio In-Reply-To: <20231025142427.2661-4-quic_sibis@quicinc.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 10/25/23 16:24, Sibi Sankar wrote: > From: Rajendra Nayak > > Add base dtsi and QCP board (Qualcomm Compute Platform) dts file for > SC8380XP SoC, describing the CPUs, GCC and RPMHCC clock controllers, > geni UART, interrupt controller, TLMM, reserved memory, interconnects, > SMMU and LLCC nodes. > > Co-developed-by: Abel Vesa > Signed-off-by: Abel Vesa > Signed-off-by: Rajendra Nayak > Co-developed-by: Sibi Sankar > Signed-off-by: Sibi Sankar > --- [...] > +&tlmm { > + gpio-reserved-ranges = <33 3>, <44 4>, <238 1>; It would be really cool if you added an explanation on why these GPIOs need to be reserved, especially since you can see what's connected on there on schematics. So, like: gpio-reserved-ranges = <33 3>, /* something */ <44 4>, /* something else (fp scanner?) <238 1>; /* UFS reset? */ [...] > + compatible = "qcom,oryon"; Again, this compatible won't fly unless all of these cores are totally identical and Oryon is only a name for this generation on this SoC (which I believe not to be the case). > + reg = <0x0 0x0>; > + enable-method = "psci"; > + next-level-cache = <&L1_0>; > + > + L1_0: l1-cache { > + compatible = "cache"; I'm not sure if L1 is supposed to be described in the DT, Krzysztof should know. > + next-level-cache = <&L2_0>; > + > + L2_0: l2-cache-0 { > + compatible = "cache"; cache-level? cache-unified? [...] > + memory@80000000 { > + device_type = "memory"; > + /* We expect the bootloader to fill in the size */ > + reg = <0 0x80000000 0 0x80000000>; That contradicts the comment you made above. Plus, 2 GiB seems a bit low for this SoC :D [...] > + gunyah_hyp_mem: gunyah-hyp-region@80000000 { you can probably strip the "-region" part, as this is implied by being a child of /reserved-memory > + pld_pep_mem: pld-pep-region@81f30000 { What's PLD? What's this region used for? PEP is a Windows invention. [...] > + av1_encoder_mem: av1-encoder-region@8e900000 { Is AV1enc hardware separate from iris? [...] > + gcc: clock-controller@100000 { > + compatible = "qcom,sc8380xp-gcc"; > + reg = <0 0x100000 0 0x200000>; The address part of reg should be padded to 8 hex digits. > + > + interconnects = <&clk_virt MASTER_QUP_CORE_2 0 &clk_virt SLAVE_QUP_CORE_2 0>, QCOM_ICC_TAG_ALWAYS would be nicer than 0 (see sa8775p) [...] > + > + interrupts = , One space after and before '=' Konrad