devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: "André Draszik" <andre.draszik@linaro.org>
To: Peter Griffin <peter.griffin@linaro.org>
Cc: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org,
	 krzk+dt@kernel.org, conor+dt@kernel.org, vkoul@kernel.org,
	kishon@kernel.org,  alim.akhtar@samsung.com, avri.altman@wdc.com,
	bvanassche@acm.org,  s.nawrocki@samsung.com,
	cw00.choi@samsung.com, jejb@linux.ibm.com,
	 martin.petersen@oracle.com, chanho61.park@samsung.com,
	ebiggers@kernel.org,  linux-scsi@vger.kernel.org,
	linux-phy@lists.infradead.org,  devicetree@vger.kernel.org,
	linux-clk@vger.kernel.org,  linux-samsung-soc@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	 linux-arm-kernel@lists.infradead.org, tudor.ambarus@linaro.org,
	 saravanak@google.com, willmcvicker@google.com
Subject: Re: [PATCH 05/17] arm64: dts: exynos: gs101: enable cmu-hsi2 clock controller
Date: Tue, 16 Apr 2024 13:21:15 +0100	[thread overview]
Message-ID: <fd7fe44ecbd99358bac583df3cc8192e250e758b.camel@linaro.org> (raw)
In-Reply-To: <CADrjBPqwLt6gzwMpkZvxp5sC-owdDYUN91F0-nV2NvEzek_v9g@mail.gmail.com>

Hi Pete,

On Tue, 2024-04-16 at 12:56 +0100, Peter Griffin wrote:
> Hi André,
> 
> Thanks for the review.
> 
> On Fri, 5 Apr 2024 at 08:38, André Draszik <andre.draszik@linaro.org> wrote:
> > 
> > On Thu, 2024-04-04 at 13:25 +0100, Peter Griffin wrote:
> > > Enable the cmu_hsi2 clock management unit. It feeds some of
> > > the high speed interfaces such as PCIe and UFS.
> > > 
> > > Signed-off-by: Peter Griffin <peter.griffin@linaro.org>
> > > ---
> > >  arch/arm64/boot/dts/exynos/google/gs101.dtsi | 12 ++++++++++++
> > >  1 file changed, 12 insertions(+)
> > > 
> > > diff --git a/arch/arm64/boot/dts/exynos/google/gs101.dtsi b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> > > index eddb6b326fde..38ac4fb1397e 100644
> > > --- a/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> > > +++ b/arch/arm64/boot/dts/exynos/google/gs101.dtsi
> > > @@ -1253,6 +1253,18 @@ pinctrl_hsi1: pinctrl@11840000 {
> > >                       interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH 0>;
> > >               };
> > > 
> > > +             cmu_hsi2: clock-controller@14400000 {
> > > +                     compatible = "google,gs101-cmu-hsi2";
> > > +                     reg = <0x14400000 0x4000>;
> > > +                     #clock-cells = <1>;
> > > +                     clocks = <&ext_24_5m>,
> > > +                              <&cmu_top CLK_DOUT_CMU_HSI2_BUS>,
> > > +                              <&cmu_top CLK_DOUT_CMU_HSI2_PCIE>,
> > > +                              <&cmu_top CLK_DOUT_CMU_HSI2_UFS_EMBD>,
> > > +                              <&cmu_top CLK_DOUT_CMU_HSI2_MMC_CARD>;
> > > +                     clock-names = "oscclk", "bus", "pcie", "ufs_embd", "mmc_card";
> > > +             };
> > 
> > This doesn't build because you didn't add the clock ids in the binding patch.
> 
> These clock IDs are for cmu_top, not cmu_hsi2.

Right. I replied to the wrong patch. Sorry for that. It is patch 7 that
uses clock ids that are only added in patch 8. The clock ids from patch 8
in include/dt-bindings/clock/google,gs101.h should be added in patch 1
instead.

Cheers,
Andre'


  reply	other threads:[~2024-04-16 12:21 UTC|newest]

Thread overview: 67+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <CGME20240404122615epcas5p3812bd7c825bf604fc474bbcdf40d11f6@epcas5p3.samsung.com>
2024-04-04 12:25 ` [PATCH 00/17] HSI2, UFS & UFS phy support for Tensor GS101 Peter Griffin
2024-04-04 12:25   ` [PATCH 01/17] dt-bindings: clock: google,gs101-clock: add HSI2 clock management unit Peter Griffin
2024-04-05  7:15     ` André Draszik
2024-04-05  7:46       ` Krzysztof Kozlowski
2024-04-16 10:52       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 02/17] dt-bindings: soc: google: exynos-sysreg: add dedicated hsi2 sysreg compatible Peter Griffin
2024-04-05  7:19     ` André Draszik
2024-04-10 16:40     ` Rob Herring
2024-04-04 12:25   ` [PATCH 03/17] dt-bindings: ufs: exynos-ufs: Add gs101 compatible Peter Griffin
2024-04-05  7:49     ` Krzysztof Kozlowski
2024-04-16 11:30       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 04/17] dt-bindings: phy: samsung,ufs-phy: Add dedicated gs101-ufs-phy compatible Peter Griffin
2024-04-05  7:50     ` Krzysztof Kozlowski
2024-04-16 11:45       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 05/17] arm64: dts: exynos: gs101: enable cmu-hsi2 clock controller Peter Griffin
2024-04-05  7:38     ` André Draszik
2024-04-16 11:56       ` Peter Griffin
2024-04-16 12:21         ` André Draszik [this message]
2024-04-16 14:33           ` Peter Griffin
2024-04-05  7:51     ` Krzysztof Kozlowski
2024-04-04 12:25   ` [PATCH 06/17] arm64: dts: exynos: gs101: Add the hsi2 sysreg node Peter Griffin
2024-04-05  7:33     ` André Draszik
2024-04-16 12:13       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 07/17] arm64: dts: exynos: gs101: Add ufs, ufs-phy and ufs regulator dt nodes Peter Griffin
2024-04-05  7:53     ` Krzysztof Kozlowski
2024-04-18 13:20       ` Peter Griffin
2024-04-18 17:31         ` Krzysztof Kozlowski
2024-04-04 12:25   ` [PATCH 08/17] clk: samsung: gs101: add support for cmu_hsi2 Peter Griffin
2024-04-04 13:24     ` André Draszik
2024-04-22 14:55       ` Peter Griffin
2024-04-04 22:52     ` kernel test robot
2024-04-05  7:23     ` André Draszik
2024-04-05  7:55     ` Krzysztof Kozlowski
2024-04-08 14:49     ` André Draszik
2024-04-23 17:45       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 09/17] phy: samsung-ufs: use exynos_get_pmu_regmap_by_phandle() to obtain PMU regmap Peter Griffin
2024-04-05  7:04     ` André Draszik
2024-04-22 12:40       ` Peter Griffin
2024-04-10  0:59     ` Alim Akhtar
2024-04-04 12:25   ` [PATCH 10/17] phy: samsung-ufs: ufs: Add SoC callbacks for calibration and clk data recovery Peter Griffin
2024-04-05  7:56     ` Krzysztof Kozlowski
2024-04-17  9:52     ` Dan Carpenter
2024-04-22 12:39       ` Peter Griffin
2024-04-04 12:25   ` [PATCH 11/17] phy: samsung-ufs: ufs: Add support for gs101 UFS phy tuning Peter Griffin
2024-04-05  7:57     ` Krzysztof Kozlowski
2024-04-04 12:25   ` [PATCH 12/17] scsi: ufs: host: ufs-exynos: Add EXYNOS_UFS_OPT_UFSPR_SECURE option Peter Griffin
2024-04-05  7:57     ` Krzysztof Kozlowski
2024-04-09 20:30     ` William McVicker
2024-04-04 12:25   ` [PATCH 13/17] scsi: ufs: host: ufs-exynos: add EXYNOS_UFS_OPT_TIMER_TICK_SELECT option Peter Griffin
2024-04-05  7:58     ` Krzysztof Kozlowski
2024-04-09 20:31     ` William McVicker
2024-04-04 12:25   ` [PATCH 14/17] scsi: ufs: host: ufs-exynos: allow max frequencies up to 267Mhz Peter Griffin
2024-04-05  7:58     ` Krzysztof Kozlowski
2024-04-09 20:32     ` William McVicker
2024-04-04 12:25   ` [PATCH 15/17] scsi: ufs: host: ufs-exynos: add some pa_dbg_ register offsets into drvdata Peter Griffin
2024-04-05  7:59     ` Krzysztof Kozlowski
2024-04-09 20:35     ` William McVicker
2024-04-04 12:25   ` [PATCH 16/17] scsi: ufs: host: ufs-exynos: Add support for Tensor gs101 SoC Peter Griffin
2024-04-05  7:59     ` Krzysztof Kozlowski
2024-04-09 20:36     ` William McVicker
2024-04-04 12:25   ` [PATCH 17/17] MAINTAINERS: Add phy-gs101-ufs file to Tensor GS101 Peter Griffin
2024-04-05  8:00     ` Krzysztof Kozlowski
2024-04-05  7:45   ` [PATCH 00/17] HSI2, UFS & UFS phy support for " Krzysztof Kozlowski
2024-04-16 10:28     ` Peter Griffin
2024-04-06  9:19   ` (subset) " Vinod Koul
2024-04-08  8:30   ` Alim Akhtar
2024-04-16 10:29     ` Peter Griffin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=fd7fe44ecbd99358bac583df3cc8192e250e758b.camel@linaro.org \
    --to=andre.draszik@linaro.org \
    --cc=alim.akhtar@samsung.com \
    --cc=avri.altman@wdc.com \
    --cc=bvanassche@acm.org \
    --cc=chanho61.park@samsung.com \
    --cc=conor+dt@kernel.org \
    --cc=cw00.choi@samsung.com \
    --cc=devicetree@vger.kernel.org \
    --cc=ebiggers@kernel.org \
    --cc=jejb@linux.ibm.com \
    --cc=kishon@kernel.org \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-phy@lists.infradead.org \
    --cc=linux-samsung-soc@vger.kernel.org \
    --cc=linux-scsi@vger.kernel.org \
    --cc=martin.petersen@oracle.com \
    --cc=mturquette@baylibre.com \
    --cc=peter.griffin@linaro.org \
    --cc=robh@kernel.org \
    --cc=s.nawrocki@samsung.com \
    --cc=saravanak@google.com \
    --cc=sboyd@kernel.org \
    --cc=tudor.ambarus@linaro.org \
    --cc=vkoul@kernel.org \
    --cc=willmcvicker@google.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).