From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
"mturquette@baylibre.com" <mturquette@baylibre.com>,
"sboyd@kernel.org" <sboyd@kernel.org>,
"matthias.bgg@gmail.com" <matthias.bgg@gmail.com>,
"robh+dt@kernel.org" <robh+dt@kernel.org>,
"krzysztof.kozlowski+dt@linaro.org"
<krzysztof.kozlowski+dt@linaro.org>
Cc: "p.zabel@pengutronix.de" <p.zabel@pengutronix.de>,
"angelogioacchino.delregno@collabora.com"
<angelogioacchino.delregno@collabora.com>,
"Chun-Jie Chen (陳浚桀)" <Chun-Jie.Chen@mediatek.com>,
"wenst@chromium.org" <wenst@chromium.org>,
"Runyang Chen (陈润洋)" <Runyang.Chen@mediatek.com>,
"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
"linux-clk@vger.kernel.org" <linux-clk@vger.kernel.org>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>,
"linux-mediatek@lists.infradead.org"
<linux-mediatek@lists.infradead.org>,
Project_Global_Chrome_Upstream_Group
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: Re: [PATCH V3 11/17] dt-bindings: arm: mediatek: Add #reset-cells property for MT8192-sys-clock
Date: Mon, 25 Apr 2022 10:37:02 +0800 [thread overview]
Message-ID: <fdedea6f20738bfe2ede7e526aa653af1ac35768.camel@mediatek.com> (raw)
In-Reply-To: <288f55f3-b3ed-32b8-9a44-652f3d53617d@linaro.org>
On Sat, 2022-04-23 at 18:27 +0800, Krzysztof Kozlowski wrote:
> On 22/04/2022 08:01, Rex-BC Chen wrote:
> > We will use the infra_ao reset which is defined in mt8192-sys-
> > clock.
> > The maximum value of reset-cells is 2. Therefore, we add this patch
> > to
> > define it.
>
> Remove entire last sentence, does not make sense in the commit.
>
Hello Krzysztof,
Thanks for your review.
I will drop "Therefore, we add this patch to define it." and add more
detailed messages in next version.
> >
> > Signed-off-by: Rex-BC Chen <rex-bc.chen@mediatek.com>
> > ---
> > .../bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml | 3
> > +++
> > 1 file changed, 3 insertions(+)
> >
> > diff --git
> > a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-
> > sys-clock.yaml
> > b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-
> > sys-clock.yaml
> > index 5705bcf1fe47..28ebcecc8258 100644
> > ---
> > a/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-
> > sys-clock.yaml
> > +++
> > b/Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-
> > sys-clock.yaml
> > @@ -29,6 +29,9 @@ properties:
> > '#clock-cells':
> > const: 1
> >
> > + '#reset-cells':
> > + maximum: 2
>
> Why this is a maximum? Usually this is const, so how do you use it
> (with
> what values)?
>
We need to let the driver compatible with previous setting in
drivers/clk/mediatek/reset.c
There are two use cases in our reset driver:
(Refer to [1])
1. #reset-cells = <1>
When we input the argument, the older driver
use is to calculate
bank and bit by different method. From the implementation of
reset_xlate(), we can see if the argument number is 1, it will
return directly.
2. #reset-cells = <2>
The input arguments is offset and bit. When we input two arguments,
we can use reset_xlate() to calculate the corresponding id to assert
and deassert.
[1]:
https://lore.kernel.org/all/20220422060152.13534-10-rex-bc.chen@mediatek.com/
If it's acceptable, I will add this in commit message.
BRs,
Rex
> > +
> > required:
> > - compatible
> > - reg
>
>
> Best regards,
> Krzysztof
next prev parent reply other threads:[~2022-04-25 2:37 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-22 6:01 [PATCH V3 00/17] Cleanup MediaTek clk reset drivers and support MT8192/MT8195 Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 01/17] clk: mediatek: reset: Add reset.h Rex-BC Chen
2022-04-26 9:33 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 02/17] clk: mediatek: reset: Fix written reset bit offset Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 03/17] clk: mediatek: reset: Refine and reorder functions in reset.c Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 04/17] clk: mediatek: reset: Extract common drivers to update function Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 05/17] clk: mediatek: reset: Merge and revise reset register function Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 06/17] clk: mediatek: reset: Revise structure to control reset register Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 07/17] clk: mediatek: reset: Add return for clock reset register function Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 08/17] clk: mediatek: reset: Add new register reset function with device Rex-BC Chen
2022-04-26 9:34 ` AngeloGioacchino Del Regno
2022-04-22 6:01 ` [PATCH V3 09/17] clk: mediatek: reset: Add support for input offset and bit from DT Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 10/17] clk: mediatek: reset: Add reset support for simple probe Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 11/17] dt-bindings: arm: mediatek: Add #reset-cells property for MT8192-sys-clock Rex-BC Chen
2022-04-23 10:27 ` Krzysztof Kozlowski
2022-04-25 2:37 ` Rex-BC Chen [this message]
2022-04-25 7:44 ` Krzysztof Kozlowski
2022-04-26 8:24 ` Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 12/17] dt-binding: mt8192: Add infra_ao reset bit Rex-BC Chen
2022-04-23 10:28 ` Krzysztof Kozlowski
2022-04-25 5:01 ` Rex-BC Chen
2022-04-25 7:52 ` Krzysztof Kozlowski
2022-04-26 8:23 ` Rex-BC Chen
2022-04-28 6:40 ` Krzysztof Kozlowski
2022-04-28 6:48 ` Rex-BC Chen
2022-04-28 7:23 ` Krzysztof Kozlowski
2022-04-28 7:36 ` Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 13/17] dt-bindings: arm: mediatek: Add #reset-cells property for MT8195-sys-clock Rex-BC Chen
2022-04-23 10:28 ` Krzysztof Kozlowski
2022-04-22 6:01 ` [PATCH V3 14/17] dt-binding: mt8195: Add infra_ao reset bit Rex-BC Chen
2022-04-23 10:29 ` Krzysztof Kozlowski
2022-04-22 6:01 ` [PATCH V3 15/17] clk: mediatek: reset: Add infra_ao reset support for MT8192 Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 16/17] clk: mediatek: reset: Add infra_ao reset support for MT8195 Rex-BC Chen
2022-04-22 6:01 ` [PATCH V3 17/17] arm64: dts: mediatek: Add infra #reset-cells property for MT8192 Rex-BC Chen
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=fdedea6f20738bfe2ede7e526aa653af1ac35768.camel@mediatek.com \
--to=rex-bc.chen@mediatek.com \
--cc=Chun-Jie.Chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=Runyang.Chen@mediatek.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).