From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 41C373101B4 for ; Wed, 15 Apr 2026 09:46:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776246381; cv=none; b=pOUlTi/0kxp0Dm70QCHgP4vDzd7lHxO/6rfeybqMy3Ny8IlT17bunlWwViUK9HR8ZUBwo5KUhA8cL5BNfhIA/SjSSk362AwZcJqOT01myfOAVC3Wds+fDNqymvQospfwUxhqEVNWGiCcB39ExHlEh4rel1SKFdrru0+NJTV182E= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1776246381; c=relaxed/simple; bh=c1MflrFeD5+n6mMO7gCo+moEzz1iszLgws2k7cI6kzE=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=FIVr/8JrTH+JqVcsKC6s8SXPLLfJnjkU0uuz7iFAe9xPZ5bXyqbXO/uASmci5pgjzCJoFP7feDRS7AKb0mQZr4cSiuKUKvJ9ZRtmopRORO2A3eCCiIdBM2pCM7HLSuz7mp4gChLGoF/k2pRg6dJ1IsFXvtpq916MG/9HMgoU6fs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=HtScilSw; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Q5nhE36O; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="HtScilSw"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Q5nhE36O" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 63F7tZHm764370 for ; Wed, 15 Apr 2026 09:46:18 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= v78e2uOfVUD/HRkOWd5/vidxUP+SE5hsufWwy8VQQAY=; b=HtScilSwhJX676xc /n/A5kt9foi60TuCnYLh4Wg8ER5+i5Meftx8IwufrgCZ4fi1hoSISZtLd5kpPLQD 6GRwznk1q6Gys96RFBo80hbbtLx5qYTIFFR5pAFpdvL2BgAZcngJ3z5OYkPJguHQ K7rWYZ+264TTmSO2MDWdOKDhAZYefcCzjSZKGbVInCQcnl71UzfMvVCc1qJByVPf O8zhFmNAIOwykWgU+bc7sDOxzPLM14GGNyGhF3UBvpL4OIpVMqULrYDl7Fqu+voS PW+QpcB67sYxTLZ1lecu9yPBa6yOF5GPEzkmqHeneIplF1rAE5shTDpzZIpV6Z+9 VAFDsQ== Received: from mail-qv1-f72.google.com (mail-qv1-f72.google.com [209.85.219.72]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dj6q7rf1w-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Wed, 15 Apr 2026 09:46:18 +0000 (GMT) Received: by mail-qv1-f72.google.com with SMTP id 6a1803df08f44-8acb4b340f4so8724666d6.1 for ; Wed, 15 Apr 2026 02:46:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1776246377; x=1776851177; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=v78e2uOfVUD/HRkOWd5/vidxUP+SE5hsufWwy8VQQAY=; b=Q5nhE36OdM0AGN8rn8/LNRIZqzC0BrnB4Lcqm4D80maFUqsyLYzjief5cDBx00N/zH mODXbSpuIjkArvma09mAYFbQc2OEW4NUdWSq+qXsPT5M9pSvAg+aDvYNUkDVRnWcGAkV sSqIlPI8Sa6OODiwbCIE7kNbr++px2MzxtyffsnIR2vfjKXQg13Q2rf7ps3Vzz3ni6E/ t4pcLGij9WpwNnw9uWWMvU40sRof4djGmefpGSUPjqzAyJIIbtvspNQP9O8HLk2JRWjG I+sWIk0LxGgiBgm++NEsWRj1zKTdMU7fllSDwihAlp184QvhTfcwmkuQcu0j0rlNBlPk 4RrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1776246377; x=1776851177; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=v78e2uOfVUD/HRkOWd5/vidxUP+SE5hsufWwy8VQQAY=; b=mGRI/CCHGHoykzZvdzwngjHSgQeUjCpfU5iR5G+fg4aWU9Eaa+8eLxkg5d1psU2vgt VV5rfoIwLLl06IHs5i2MONd4mCJ14wGG7VO6zXhr6RgJRf3ObEyv2ozxF1TcZtN4Hfrx K6VEiG1fHLLXLgIPW/T/5AlRbBBTPM1tm0QLWQOMp/CUxQ92xBdpCPweqkI+hlzOf3Ni cW+rQsLF1Gq0FjwL8dVjqPw2c/PL7aJ5ECATmMqnPctuRrJL3IegzOh9lNdTRem1/Bex /ATHOJkfWimR+JgWdlcSG/7JrK+Q1ce7jr1ZkstBIxAd9N44n8lPp4l6VZjAmi/8TJbL +BNg== X-Forwarded-Encrypted: i=1; AFNElJ+vDQV30PX72D8x8Y7gBeh6mfOktSXY7GsK9lA1B+Et9UtKIV5l9quT/tthcHOgOPPKvBpsc/9brWXg@vger.kernel.org X-Gm-Message-State: AOJu0YwqzyI37lmoqipYnyS+FdvhT3GEdPjM1SuQ4GfRKhsQ/IrS0uMx 8JRfhs5ctAZXP29h3x/YvwA/j+xcy62zeDcIwHocH6PQnORZ/mvwMFob9EESOYZXosXLYQ5zRo9 vdiO0x4XC/LvO7Z4GRItDloma3UPoH0IxT7E/vqtpEsKiZXTvKOSQ1F5aJWRJLCKY X-Gm-Gg: AeBDietUvxonA0cTupFHWc2PRszEEYf8KwkeoiHxDkVg15YyOYKs/umpS7WTwVajPr5 IwCIqLpEBgahFG/W+av2bWaZGNt2mUGj2StBLJ6AamQTv+yCu9wbpuIQeEMztYi1tXXrWBuuc4R EkT9v8quxvuiSa9Q/23FMo8d5BpCwN+xIQjn29Ok076OZryhRGz44BaE2n0qSfQZUvVs0xmRXuv stdGZrA4Ce6GqwVzaxyCDpN/Qe6E34oKf5NSlDtA1JKIlwCbO3OVh/m9TyVQtyBPE9sINbmKNYF 1hkWtfO4+NmMijYFUulAPK+PGB9ujkFNG/IuswrKNa9y9YGSL9N08b1aLG/SGSppn1Wyhs9aqBD iFuZ9sL4kBrn3CitHkpkBlHaYx2JjQjhFjOQLGAi0Bm1LElxIwXPi2Alci2FYZa/mdDza7w+zUV rvIhvSFlyvNmZwRA== X-Received: by 2002:a05:6214:27ce:b0:89c:d639:e7be with SMTP id 6a1803df08f44-8ae6a92307dmr17279726d6.5.1776246377568; Wed, 15 Apr 2026 02:46:17 -0700 (PDT) X-Received: by 2002:a05:6214:27ce:b0:89c:d639:e7be with SMTP id 6a1803df08f44-8ae6a92307dmr17279476d6.5.1776246377082; Wed, 15 Apr 2026 02:46:17 -0700 (PDT) Received: from [192.168.119.254] (078088045245.garwolin.vectranet.pl. [78.88.45.245]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ba17392e952sm39513466b.15.2026.04.15.02.46.14 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 15 Apr 2026 02:46:16 -0700 (PDT) Message-ID: Date: Wed, 15 Apr 2026 11:46:13 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 2/7] spi: qcom-qspi: Fix incomplete error handling in runtime PM To: Viken Dadhaniya , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Bjorn Andersson , Konrad Dybcio , cros-qcom-dts-watchers@chromium.org Cc: linux-arm-msm@vger.kernel.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20260414-spi-nor-v2-0-bcca40de4b5f@oss.qualcomm.com> <20260414-spi-nor-v2-2-bcca40de4b5f@oss.qualcomm.com> Content-Language: en-US From: Konrad Dybcio In-Reply-To: <20260414-spi-nor-v2-2-bcca40de4b5f@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Authority-Analysis: v=2.4 cv=AvHeGu9P c=1 sm=1 tr=0 ts=69df5e6a cx=c_pps a=7E5Bxpl4vBhpaufnMqZlrw==:117 a=FpWmc02/iXfjRdCD7H54yg==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22 a=EUspDBNiAAAA:8 a=3Z6IiVtUJ8LA7v5DzrMA:9 a=QEXdDO2ut3YA:10 a=pJ04lnu7RYOZP9TFuWaZ:22 X-Proofpoint-GUID: C0hfRpb7NQs1ekO3scX1uYiMQ2J6U8v_ X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDE1MDA4OSBTYWx0ZWRfX6OQv4xbVfIc0 84i9wD7VcOKTM/0U926lxSZ34UCDg+3DdWX61fITwDkNRCXbMVIyv2rb20Ev8hpWACgdcaQiUFm u7IZax977z4whHxkH/YXc6oB3Z7UKnH+ErxUlXRVmXvk2VIFFP629u24pDKoqCBfSqdG0tmNIwE pq3desmk7VAQhP/pHZ+tyWa6OEVtUK5vtVKvvj99P1R/yNXRSXMXi9lJfPJA9Yuk2GG5EcE71aq DuoCwZ7IwIXQeRhYxtGi7KADW0Y+Kbu1TD40FN90Q/uZ6H8sff8SkxnjcnaPaNJ15014vK9YXuu SBO+hb2qrPgXzNlyb8e+qM+TD0jDuFtA3K49QnDr1xcq5G/Hd73lxo21BMYfuq13iXnl9/zyy/y 27w7aVMNNM/YWbauF4s/gQYFKVG7davRDBEzZKUsk4rsW6uwxrGaF9JwYuCu6tzmp/M55HzWLcL VOZ0NQaTfEV7j4CrI3A== X-Proofpoint-ORIG-GUID: C0hfRpb7NQs1ekO3scX1uYiMQ2J6U8v_ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-14_04,2026-04-13_04,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 spamscore=0 clxscore=1015 adultscore=0 phishscore=0 bulkscore=0 suspectscore=0 priorityscore=1501 impostorscore=0 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604070000 definitions=main-2604150089 On 4/14/26 7:08 PM, Viken Dadhaniya wrote: > The runtime PM functions had incomplete error handling that could leave the > system in an inconsistent state. If any operation failed midway through > suspend or resume, some resources would be left in the wrong state while > others were already changed, leading to potential clock/power imbalances. > > Fix by adding proper error checking for all operations and using goto-based > cleanup to ensure all successfully acquired resources are properly released > on any error. > > Signed-off-by: Viken Dadhaniya > --- > drivers/spi/spi-qcom-qspi.c | 40 +++++++++++++++++++++++++++++++++------- > 1 file changed, 33 insertions(+), 7 deletions(-) > > diff --git a/drivers/spi/spi-qcom-qspi.c b/drivers/spi/spi-qcom-qspi.c > index 7e39038160e0..38af859713a7 100644 > --- a/drivers/spi/spi-qcom-qspi.c > +++ b/drivers/spi/spi-qcom-qspi.c > @@ -819,19 +819,31 @@ static int __maybe_unused qcom_qspi_runtime_suspend(struct device *dev) > int ret; > > /* Drop the performance state vote */ > - dev_pm_opp_set_rate(dev, 0); > + ret = dev_pm_opp_set_rate(dev, 0); > + if (ret) > + return ret; > + > clk_bulk_disable_unprepare(QSPI_NUM_CLKS, ctrl->clks); You first need to disable the clocks and only then potentially reduce the performance state, otherwise there's a brief period of brownout risk [...] > static int __maybe_unused qcom_qspi_runtime_resume(struct device *dev) > @@ -840,20 +852,34 @@ static int __maybe_unused qcom_qspi_runtime_resume(struct device *dev) > struct qcom_qspi *ctrl = spi_controller_get_devdata(host); > int ret; > > - pinctrl_pm_select_default_state(dev); > + ret = pinctrl_pm_select_default_state(dev); > + if (ret) > + return ret; > > ret = icc_enable(ctrl->icc_path_cpu_to_qspi); > if (ret) { > dev_err_ratelimited(ctrl->dev, "%s: ICC enable failed for cpu: %d\n", > __func__, ret); > - return ret; > + goto err_select_sleep_state; > } > > ret = clk_bulk_prepare_enable(QSPI_NUM_CLKS, ctrl->clks); > if (ret) > - return ret; > + goto err_disable_icc; > > - return dev_pm_opp_set_rate(dev, ctrl->last_speed * 4); > + ret = dev_pm_opp_set_rate(dev, ctrl->last_speed * 4); > + if (ret) > + goto err_disable_clk; similarly here, the OPP state is only altered after the clocks are running (potentially at a high speed because the rate is cached) Konrad