From: "Moger, Babu" <babu.moger@amd.com>
To: Borislav Petkov <bp@alien8.de>
Cc: corbet@lwn.net, reinette.chatre@intel.com, tglx@linutronix.de,
mingo@redhat.com, dave.hansen@linux.intel.com, x86@kernel.org,
fenghua.yu@intel.com, hpa@zytor.com, paulmck@kernel.org,
thuth@redhat.com, xiongwei.song@windriver.com, ardb@kernel.org,
pawan.kumar.gupta@linux.intel.com,
daniel.sneddon@linux.intel.com, sandipan.das@amd.com,
kai.huang@intel.com, peterz@infradead.org,
kan.liang@linux.intel.com, pbonzini@redhat.com,
xin3.li@intel.com, ebiggers@google.com,
alexandre.chartre@oracle.com, perry.yuan@amd.com,
tan.shaopeng@fujitsu.com, james.morse@arm.com,
tony.luck@intel.com, maciej.wieczor-retman@intel.com,
linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org,
peternewman@google.com, eranian@google.com
Subject: Re: [PATCH 1/7] x86/cpufeatures: Add support for L3 Smart Data Cache Injection Allocation Enforcement
Date: Mon, 19 Aug 2024 15:17:46 -0500 [thread overview]
Message-ID: <93c61ea8-5df7-4705-a77a-d93db8b75c53@amd.com> (raw)
In-Reply-To: <20240817145058.GCZsC40neU4wkPXeVR@fat_crate.local>
Hi Boris,
On 8/17/24 09:50, Borislav Petkov wrote:
> On Fri, Aug 16, 2024 at 11:16:18AM -0500, Babu Moger wrote:
>> diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h
>> index dd4682857c12..5ca39431d423 100644
>> --- a/arch/x86/include/asm/cpufeatures.h
>> +++ b/arch/x86/include/asm/cpufeatures.h
>> @@ -473,6 +473,7 @@
>> #define X86_FEATURE_CLEAR_BHB_HW (21*32+ 3) /* BHI_DIS_S HW control enabled */
>> #define X86_FEATURE_CLEAR_BHB_LOOP_ON_VMEXIT (21*32+ 4) /* Clear branch history at vmexit using SW loop */
>> #define X86_FEATURE_FAST_CPPC (21*32 + 5) /* AMD Fast CPPC */
>> +#define X86_FEATURE_SDCIAE (21*32 + 6) /* "" L3 Smart Data Cache Injection Allocation Enforcement */
>
> The "" is not needed anymore - feature flags are automatically NOT added
> to /proc/cpuinfo.
Sure. Will remove it in next revision.
--
Thanks
Babu Moger
next prev parent reply other threads:[~2024-08-19 20:17 UTC|newest]
Thread overview: 37+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-08-16 16:16 [PATCH 0/7] x86/resctrl : Support L3 Smart Data Cache Injection Allocation Enforcement (SDCIAE) Babu Moger
2024-08-16 16:16 ` [PATCH 1/7] x86/cpufeatures: Add support for L3 Smart Data Cache Injection Allocation Enforcement Babu Moger
2024-08-17 14:50 ` Borislav Petkov
2024-08-19 20:17 ` Moger, Babu [this message]
2024-09-13 20:44 ` Reinette Chatre
2024-09-18 0:50 ` Moger, Babu
2024-08-16 16:16 ` [PATCH 2/7] x86/resctrl: Add SDCIAE feature in the command line options Babu Moger
2024-09-13 20:45 ` Reinette Chatre
2024-09-18 14:38 ` Moger, Babu
2024-08-16 16:16 ` [PATCH 3/7] x86/resctrl: Introduce sdciae_capable in rdt_resource Babu Moger
2024-09-13 20:45 ` Reinette Chatre
2024-09-18 15:27 ` Moger, Babu
2024-09-18 18:22 ` Moger, Babu
2024-09-19 15:33 ` Reinette Chatre
2024-09-20 21:05 ` Moger, Babu
2024-10-15 20:40 ` Moger, Babu
2024-10-16 15:54 ` Reinette Chatre
2024-10-16 16:46 ` Moger, Babu
2024-10-16 18:31 ` Reinette Chatre
2024-08-16 16:16 ` [PATCH 4/7] x86/resctrl: Implement SDCIAE enable/disable Babu Moger
2024-09-13 20:46 ` Reinette Chatre
2024-09-18 16:26 ` Moger, Babu
2024-09-19 15:34 ` Reinette Chatre
2024-09-20 21:33 ` Moger, Babu
2024-08-16 16:16 ` [PATCH 5/7] x86/resctrl: Add interface to enable/disable SDCIAE Babu Moger
2024-09-13 20:51 ` Reinette Chatre
2024-09-18 20:10 ` Moger, Babu
2024-09-19 15:35 ` Reinette Chatre
2024-10-15 19:25 ` Moger, Babu
2024-10-16 15:53 ` Reinette Chatre
2024-10-16 16:52 ` Moger, Babu
2024-08-16 16:16 ` [PATCH 6/7] x86/resctrl: Introduce interface to display SDCIAE Capacity Bit Masks Babu Moger
2024-09-13 20:52 ` Reinette Chatre
2024-09-18 20:19 ` Moger, Babu
2024-08-16 16:16 ` [PATCH 7/7] x86/resctrl: Introduce interface to modify " Babu Moger
2024-09-13 20:44 ` [PATCH 0/7] x86/resctrl : Support L3 Smart Data Cache Injection Allocation Enforcement (SDCIAE) Reinette Chatre
2024-09-17 20:51 ` Moger, Babu
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=93c61ea8-5df7-4705-a77a-d93db8b75c53@amd.com \
--to=babu.moger@amd.com \
--cc=alexandre.chartre@oracle.com \
--cc=ardb@kernel.org \
--cc=bp@alien8.de \
--cc=corbet@lwn.net \
--cc=daniel.sneddon@linux.intel.com \
--cc=dave.hansen@linux.intel.com \
--cc=ebiggers@google.com \
--cc=eranian@google.com \
--cc=fenghua.yu@intel.com \
--cc=hpa@zytor.com \
--cc=james.morse@arm.com \
--cc=kai.huang@intel.com \
--cc=kan.liang@linux.intel.com \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maciej.wieczor-retman@intel.com \
--cc=mingo@redhat.com \
--cc=paulmck@kernel.org \
--cc=pawan.kumar.gupta@linux.intel.com \
--cc=pbonzini@redhat.com \
--cc=perry.yuan@amd.com \
--cc=peternewman@google.com \
--cc=peterz@infradead.org \
--cc=reinette.chatre@intel.com \
--cc=sandipan.das@amd.com \
--cc=tan.shaopeng@fujitsu.com \
--cc=tglx@linutronix.de \
--cc=thuth@redhat.com \
--cc=tony.luck@intel.com \
--cc=x86@kernel.org \
--cc=xin3.li@intel.com \
--cc=xiongwei.song@windriver.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).