From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9E738158D92 for ; Fri, 9 Aug 2024 21:46:30 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723239993; cv=none; b=sWHg3Dn4Se1LIvFvwkn1OXrZd6Mg2Do9S1RI0Qhb099YC7ct1RSnDEUAwttgg0IvHmVFlKya2pWESHJyHfZiHT/ZMTnLyp+f+YSzc176RI42x6GsNbGbBFoormcsSN9DRC5NMYPy6fdPzxCNQIpANZCnx/bLc515Fk9wdKUrtiw= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1723239993; c=relaxed/simple; bh=EMwgpbGpqtxK9qM5FstSvh+/i6mMCxd8x/2L36g+U5M=; h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject: To:Cc:Content-Type; b=H+27M8EeQCEtyo/2+MjVL51Oisj5Lea0Dro+cvD8vGocYcUnlkFfeuRwDwmNtmlfXF6bByp0iItJMx2YNZE4g+QilJu8KEVls3/tX+/+NOOgQO8M7B9EsgZpuTyEbNLrccIK8rhUeh63rLGUkzD0HQK5YtvXBto/WU5ghjHQoes= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com; spf=pass smtp.mailfrom=rivosinc.com; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b=hQDtEnxz; arc=none smtp.client-ip=209.85.167.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=rivosinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=rivosinc-com.20230601.gappssmtp.com header.i=@rivosinc-com.20230601.gappssmtp.com header.b="hQDtEnxz" Received: by mail-lf1-f45.google.com with SMTP id 2adb3069b0e04-52efd530a4eso3389822e87.0 for ; Fri, 09 Aug 2024 14:46:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1723239989; x=1723844789; darn=vger.kernel.org; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=rPcWoPM5T6mXCkBA46P8MiJW+R84UJA1C5ibsXG+NU0=; b=hQDtEnxz13bkb4Iy5ZtUlwRJh39fW+th/LE4NJHMTvb6nU+xMnkQ9th/WGM365Fcja xG7Y/inKOq5bq3uEzXRoIcvgiZkGUYovewdKqFrEBvHEDboOOQboz2y1kOvKh0vTWOZy 4aX58RlF/nvIm7+ldwiaoFxk9cKNefqfrn0FvgpRNXZ2t5QjfvY2R6yZch5m74NZbO0N kcff8LbKnSd9AIcljpmNahUJqNv8oDYMV6mOrGNTewv8LDDqxyG+StIMuZ8VQwrMof6l lsnCQDHAxkROZhPfDui1FtnVjMOkgb3xTmuEP743zvbO2VShI06Y2JwtM5SYdT5TCMM+ eyJw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1723239989; x=1723844789; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rPcWoPM5T6mXCkBA46P8MiJW+R84UJA1C5ibsXG+NU0=; b=nayUDgV7Tuq0TUAVuufsIr0pH1Y3yabogPO7APbi9eR5BggITwuA37kGciKy3LLiU+ Yhen/ch6XSHG4tP6Uu3r4iNOoID5ZrREEylBNlcFa0yW8Jt5No+ONYfjsBA8mMfWMMGf zl7GVP0TmG8vyHJ/dIK6QxT6guQoIYtQneyZ99xvL/sK7qfPwkDCCZRGoNjFbSVNFJD8 Ztn0AcirEimEen/5ztgtvq9KAbSZYyM6B95VgiaaROxzxWwp/iy+B/9bERw7nPVlh7O7 9+m0D2OXvDoY9JczFvMWKXMbkcfUxqlU5k+RvvSAro1gWKab9fQbxM2aCXq3PczCPFIW VQCQ== X-Forwarded-Encrypted: i=1; AJvYcCXJ0Y0tkX9+9I6A+nIL5wjsXngCiTBcHO1yBiCz0QgZ9r7qWs85mRIVjk2Fd1QDZYxl5y9nxXJEJ5NYWOdBnabfPPc1dvgFkn8Q X-Gm-Message-State: AOJu0YwcODSYPmKExfVceRCucBgk/4Z3ieetn+OSTU8u4Qt2XUjVjw9d 9GbIJ8Oa20X1ew9BRSzsYgueDKS4otXMG5/jgpI49ksE0gYHhmGnUTJVGTFZwIutGQKsvQH+bfI +H2VsiD2eYPBiz/umPdf3OEdFjm0LeG0KXC6N9g== X-Google-Smtp-Source: AGHT+IGUt3SIx098yHI0NOjFFT5huwe1Am0ALs5y4vYy6uypKkqdYWRivXOcblLqYD46P9ZeahVdLkwLe4tHmNVf4K4= X-Received: by 2002:a05:6512:3b22:b0:530:9a14:f0a0 with SMTP id 2adb3069b0e04-530ee992c07mr2527402e87.10.1723239988591; Fri, 09 Aug 2024 14:46:28 -0700 (PDT) Precedence: bulk X-Mailing-List: linux-doc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 References: <20240627172238.2460840-1-evan@rivosinc.com> <20240627172238.2460840-3-evan@rivosinc.com> In-Reply-To: From: Evan Green Date: Fri, 9 Aug 2024 14:45:52 -0700 Message-ID: Subject: Re: [PATCH v3 2/2] RISC-V: hwprobe: Add SCALAR to misaligned perf defines To: Charlie Jenkins Cc: Palmer Dabbelt , Yangyu Chen , Albert Ou , Alexandre Ghiti , Andrew Jones , Andy Chiu , Ben Dooks , =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?= , =?UTF-8?B?Q2zDqW1lbnQgTMOpZ2Vy?= , Conor Dooley , Costa Shulyupin , Erick Archer , Jonathan Corbet , Paul Walmsley , linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable On Wed, Aug 7, 2024 at 10:56=E2=80=AFAM Charlie Jenkins wrote: > > On Thu, Jun 27, 2024 at 10:22:38AM -0700, Evan Green wrote: > > In preparation for misaligned vector performance hwprobe keys, rename > > the hwprobe key values associated with misaligned scalar accesses to > > include the term SCALAR. Leave the old defines in place to maintain > > source compatibility. > > > > This change is intended to be a functional no-op. > > > > Signed-off-by: Evan Green > > Reviewed-by: Charlie Jenkins > > > > --- > > > > Changes in v3: > > - Leave the old defines in place (Conor, Palmer) > > > > Changes in v2: > > - Added patch to rename misaligned perf key values (Palmer) > > > > Documentation/arch/riscv/hwprobe.rst | 14 +++++++------- > > arch/riscv/include/uapi/asm/hwprobe.h | 5 +++++ > > arch/riscv/kernel/sys_hwprobe.c | 10 +++++----- > > arch/riscv/kernel/traps_misaligned.c | 6 +++--- > > arch/riscv/kernel/unaligned_access_speed.c | 12 ++++++------ > > 5 files changed, 26 insertions(+), 21 deletions(-) > > > > diff --git a/Documentation/arch/riscv/hwprobe.rst b/Documentation/arch/= riscv/hwprobe.rst > > index 7121a00a8464..0d14e9d83a78 100644 > > --- a/Documentation/arch/riscv/hwprobe.rst > > +++ b/Documentation/arch/riscv/hwprobe.rst > > @@ -243,23 +243,23 @@ The following keys are defined: > > the performance of misaligned scalar native word accesses on the sel= ected set > > of processors. > > > > - * :c:macro:`RISCV_HWPROBE_MISALIGNED_UNKNOWN`: The performance of mi= saligned > > - accesses is unknown. > > + * :c:macro:`RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN`: The performanc= e of > > + misaligned accesses is unknown. > > Hey Evan, > > This series hasn't landed yet, can you rebase and resend? There is a > patch [1] that changes the wording of this description to "misaligned > scalar" instead of "misaligned". Can you apply that wording change to > these new keys? Done.