From: "Gautham R. Shenoy" <gautham.shenoy@amd.com>
To: Mario Limonciello <mario.limonciello@amd.com>
Cc: "Borislav Petkov" <bp@alien8.de>,
"Hans de Goede" <hdegoede@redhat.com>,
"Ilpo Järvinen" <ilpo.jarvinen@linux.intel.com>,
x86@kernel.org, "Perry Yuan" <perry.yuan@amd.com>,
linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org,
linux-pm@vger.kernel.org, platform-driver-x86@vger.kernel.org,
"Shyam Sundar S K" <Shyam-sundar.S-k@amd.com>
Subject: Re: [PATCH v3 03/14] x86/cpufeatures: add X86_FEATURE_WORKLOAD_CLASS feature bit
Date: Thu, 17 Oct 2024 10:17:25 +0530 [thread overview]
Message-ID: <ZxCW3bLUQhMqv9Rp@BLRRASHENOY1.amd.com> (raw)
In-Reply-To: <20241015213645.1476-4-mario.limonciello@amd.com>
On Tue, Oct 15, 2024 at 04:36:34PM -0500, Mario Limonciello wrote:
> From: Perry Yuan <perry.yuan@amd.com>
>
> Add new feature bit that indicates support for workload based
> heuristic feedback to OS for scheduling decisions.
> When the bit set, threads are classified during runtime into
> enumerated classes. The classes represent thread performance/power
> characteristics that may benefit from special scheduling behaviors.
>
> Signed-off-by: Perry Yuan <perry.yuan@amd.com>
> Signed-off-by: Mario Limonciello <mario.limonciello@amd.com>
Reviewed-by: Gautham R. Shenoy <gautham.shenoy@amd.com>
> ---
> arch/x86/include/asm/cpufeatures.h | 1 +
> arch/x86/kernel/cpu/scattered.c | 1 +
> 2 files changed, 2 insertions(+)
>
> diff --git a/arch/x86/include/asm/cpufeatures.h b/arch/x86/include/asm/cpufeatures.h
> index cea1ed82aeb4..3e8e67b8ec7a 100644
> --- a/arch/x86/include/asm/cpufeatures.h
> +++ b/arch/x86/include/asm/cpufeatures.h
> @@ -474,6 +474,7 @@
> #define X86_FEATURE_CLEAR_BHB_LOOP_ON_VMEXIT (21*32+ 4) /* Clear branch history at vmexit using SW loop */
> #define X86_FEATURE_FAST_CPPC (21*32 + 5) /* AMD Fast CPPC */
> #define X86_FEATURE_HETERO_CORE_TOPOLOGY (21*32 + 6) /* Heterogeneous Core Topology */
> +#define X86_FEATURE_WORKLOAD_CLASS (21*32 + 7) /* Workload Classification */
>
> /*
> * BUG word(s)
> diff --git a/arch/x86/kernel/cpu/scattered.c b/arch/x86/kernel/cpu/scattered.c
> index 3bba55323163..b6547bab9e23 100644
> --- a/arch/x86/kernel/cpu/scattered.c
> +++ b/arch/x86/kernel/cpu/scattered.c
> @@ -49,6 +49,7 @@ static const struct cpuid_bit cpuid_bits[] = {
> { X86_FEATURE_MBA, CPUID_EBX, 6, 0x80000008, 0 },
> { X86_FEATURE_SMBA, CPUID_EBX, 2, 0x80000020, 0 },
> { X86_FEATURE_BMEC, CPUID_EBX, 3, 0x80000020, 0 },
> + { X86_FEATURE_WORKLOAD_CLASS, CPUID_EAX, 22, 0x80000021, 0 },
> { X86_FEATURE_PERFMON_V2, CPUID_EAX, 0, 0x80000022, 0 },
> { X86_FEATURE_AMD_LBR_V2, CPUID_EAX, 1, 0x80000022, 0 },
> { X86_FEATURE_AMD_LBR_PMC_FREEZE, CPUID_EAX, 2, 0x80000022, 0 },
> --
> 2.43.0
>
next prev parent reply other threads:[~2024-10-17 4:47 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-10-15 21:36 [PATCH v3 00/14] Add support for AMD hardware feedback interface Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 01/14] Documentation: x86: Add AMD Hardware Feedback Interface documentation Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 02/14] MAINTAINERS: Add maintainer entry for AMD Hardware Feedback Driver Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 03/14] x86/cpufeatures: add X86_FEATURE_WORKLOAD_CLASS feature bit Mario Limonciello
2024-10-17 4:47 ` Gautham R. Shenoy [this message]
2024-10-22 12:42 ` Borislav Petkov
2024-10-22 13:03 ` Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 04/14] x86/msr-index: define AMD heterogeneous CPU related MSR Mario Limonciello
2024-10-17 4:48 ` Gautham R. Shenoy
2024-10-15 21:36 ` [PATCH v3 05/14] platform/x86: hfi: Introduce AMD Hardware Feedback Interface Driver Mario Limonciello
2024-10-17 6:07 ` Gautham R. Shenoy
2024-10-15 21:36 ` [PATCH v3 06/14] platform/x86: hfi: parse CPU core ranking data from shared memory Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 07/14] platform/x86: hfi: init per-cpu scores for each class Mario Limonciello
2024-10-17 5:52 ` Gautham R. Shenoy
2024-10-15 21:36 ` [PATCH v3 08/14] platform/x86: hfi: add online and offline callback support Mario Limonciello
2024-10-16 12:42 ` Ilpo Järvinen
2024-10-15 21:36 ` [PATCH v3 09/14] platform/x86: hfi: add power management callback Mario Limonciello
2024-10-17 6:00 ` Gautham R. Shenoy
2024-10-17 19:27 ` Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 10/14] x86/cpu: Enable SD_ASYM_PACKING for DIE Domain on AMD Processors Mario Limonciello
2024-10-17 6:06 ` Gautham R. Shenoy
2024-10-15 21:36 ` [PATCH v3 11/14] x86/process: Clear hardware feedback history for AMD processors Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 12/14] cpufreq/amd-pstate: Disable preferred cores on designs with workload classification Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 13/14] platform/x86/amd: hfi: Set ITMT priority from ranking data Mario Limonciello
2024-10-15 21:36 ` [PATCH v3 14/14] platform/x86: hfi: Add debugfs support Mario Limonciello
2024-10-16 12:38 ` Ilpo Järvinen
2024-10-16 16:09 ` Mario Limonciello
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZxCW3bLUQhMqv9Rp@BLRRASHENOY1.amd.com \
--to=gautham.shenoy@amd.com \
--cc=Shyam-sundar.S-k@amd.com \
--cc=bp@alien8.de \
--cc=hdegoede@redhat.com \
--cc=ilpo.jarvinen@linux.intel.com \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mario.limonciello@amd.com \
--cc=perry.yuan@amd.com \
--cc=platform-driver-x86@vger.kernel.org \
--cc=x86@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).