From: Shubhrajyoti Datta <shubhrajyoti.datta@amd.com>
To: <linux-edac@vger.kernel.org>
Cc: <git@amd.com>, <michal.simek@xilinx.com>,
<devicetree@vger.kernel.org>, <krzysztof.kozlowski@linaro.org>,
<robh+dt@kernel.org>, <bp@alien8.de>, <mchehab@kernel.org>,
<tony.luck@intel.com>
Subject: [PATCH v3 0/2] edac: xilinx: Added EDAC support for Xilinx DDR controller
Date: Tue, 17 Jan 2023 11:10:58 +0530 [thread overview]
Message-ID: <20230117054100.8377-1-shubhrajyoti.datta@amd.com> (raw)
The integrated DDR Memory Controllers (DDRMCs) support both DDR4 and LPDDR4/4X
memory interfaces. It has four programmable NoC interface ports and is designed
to handle multiple streams of traffic.
Optional external interface reliability include ECC error detection/correction
and command address parity.
Adding edac support for DDR Memory controller.
Changes in v3:
Rebased and resent.
Changes in v2:
remove edac from compatible
Update the description
update the ddrmc_base and ddrmc_noc_base names
Update a missed out file
remove edac from compatible name
rename ddrmc_noc_base and ddrmc_base
Shubhrajyoti Datta (2):
dt-bindings: edac: Add bindings for Xilinx Versal EDAC for DDRMC
edac: xilinx: Added EDAC support for Xilinx DDR controller
.../xlnx,versal-ddrmc-edac.yaml | 57 +
MAINTAINERS | 7 +
drivers/edac/Kconfig | 11 +
drivers/edac/Makefile | 1 +
drivers/edac/xilinx_ddrmc_edac.c | 1251 +++++++++++++++++
include/linux/firmware/xlnx-zynqmp.h | 10 +
6 files changed, 1337 insertions(+)
create mode 100644 Documentation/devicetree/bindings/memory-controllers/xlnx,versal-ddrmc-edac.yaml
create mode 100644 drivers/edac/xilinx_ddrmc_edac.c
--
2.17.1
next reply other threads:[~2023-01-17 5:41 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-17 5:40 Shubhrajyoti Datta [this message]
2023-01-17 5:40 ` [PATCH v3 1/2] dt-bindings: edac: Add bindings for Xilinx Versal EDAC for DDRMC Shubhrajyoti Datta
2023-01-17 7:43 ` Krzysztof Kozlowski
2023-01-17 5:41 ` [PATCH v3 2/2] edac: xilinx: Added EDAC support for Xilinx DDR controller Shubhrajyoti Datta
2023-01-29 22:10 ` Borislav Petkov
2023-03-02 5:24 ` Datta, Shubhrajyoti
2023-03-24 18:49 ` Borislav Petkov
2023-03-30 9:52 ` Datta, Shubhrajyoti
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230117054100.8377-1-shubhrajyoti.datta@amd.com \
--to=shubhrajyoti.datta@amd.com \
--cc=bp@alien8.de \
--cc=devicetree@vger.kernel.org \
--cc=git@amd.com \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-edac@vger.kernel.org \
--cc=mchehab@kernel.org \
--cc=michal.simek@xilinx.com \
--cc=robh+dt@kernel.org \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox