From: howtobserve1@tuta.io
To: "Zhuo, Qiuxu" <qiuxu.zhuo@intel.com>
Cc: Matt Corallo <git@bluematt.me>,
"linux-edac@vger.kernel.org" <linux-edac@vger.kernel.org>,
"Luck, Tony" <tony.luck@intel.com>
Subject: RE: [PATCH] EDAC/ie31200: Add support for additional Alder Lake-S CPUs
Date: Wed, 15 Oct 2025 19:16:45 +0200 (GMT+02:00) [thread overview]
Message-ID: <ObcrwdE--F-9@tuta.io> (raw)
In-Reply-To: <CY8PR11MB7134927522BE72D9772314D889E8A@CY8PR11MB7134.namprd11.prod.outlook.com>
Hi everyone,
There are indeed still missing DIDs for Alder Lake:
0x4650 (6+0, e.g. i5 12500 or 12600)
0x4630 (4+0, e.g. i3 12100E)
0x4610 (2+0, e.g. Pentium Gold G7400E)
The entire Catlow range for low end servers are also not present (Xeon E-2400 and 6300P) 0xA711 to 0xA713
Not sure if there is interest adding in at least 0x4650 which is more commonly used
--
Oct 15, 2025, 09:42 by qiuxu.zhuo@intel.com:
> Hi Matt Corallo,
>
>> From: Matt Corallo <git@bluematt.me>
>> Sent: Tuesday, October 14, 2025 10:59 PM
>> To: linux-edac@vger.kernel.org
>> Subject: [PATCH] EDAC/ie31200: Add support for additional Alder Lake-S
>> CPUs
>>
>> 180f091224a002f8bd1629307c34619a5626841e added support for some but
>> not all Alder Lake-S SoCs. This adds support for, at least, the i5-12600K
>> which works with the existing Alder Lake-S config.
>>
>> Signed-off-by: Matt Corallo <git@bluematt.me>
>> ---
>> drivers/edac/ie31200_edac.c | 2 ++
>> 1 file changed, 2 insertions(+)
>>
>> diff --git a/drivers/edac/ie31200_edac.c b/drivers/edac/ie31200_edac.c
>> index 5c1fa1c0d12e..010317e33738 100644
>> --- a/drivers/edac/ie31200_edac.c
>> +++ b/drivers/edac/ie31200_edac.c
>> @@ -99,6 +99,7 @@
>>
>> /* Alder Lake-S */
>> #define PCI_DEVICE_ID_INTEL_IE31200_ADL_S_1 0x4660
>> +#define PCI_DEVICE_ID_INTEL_IE31200_ADL_S_2 0x4648 /* e.g. i5-
>> 12600K */
>>
>
> The commit [1] merged in v6.18-rc1 has already added Alder Lake
> compute die ID for EDAC support.
>
> [1] 71b69f817e91 ("EDAC/ie31200: Add two more Intel Alder Lake-S SoCs for EDAC support")
> https://lore.kernel.org/all/20250819161739.3241152-1-kyle@kylemanna.com/
>
> - Qiuxu
>
prev parent reply other threads:[~2025-10-15 17:16 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-10-14 14:59 [PATCH] EDAC/ie31200: Add support for additional Alder Lake-S CPUs Matt Corallo
2025-10-15 1:42 ` Zhuo, Qiuxu
2025-10-15 17:16 ` howtobserve1 [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ObcrwdE--F-9@tuta.io \
--to=howtobserve1@tuta.io \
--cc=git@bluematt.me \
--cc=linux-edac@vger.kernel.org \
--cc=qiuxu.zhuo@intel.com \
--cc=tony.luck@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).