From mboxrd@z Thu Jan 1 00:00:00 1970 From: "Dmitry Adamushko" Subject: Re: O_DIRECT patch for processors with VIPT cache for mainline kernel (specifically arm in our case) Date: Thu, 20 Nov 2008 13:28:03 +0100 Message-ID: References: <200811191740.23638.nickpiggin@yahoo.com.au> <20081119204315.GB17209@flint.arm.linux.org.uk> <200811201759.01039.nickpiggin@yahoo.com.au> Mime-Version: 1.0 Content-Type: text/plain; charset=ISO-8859-1 Content-Transfer-Encoding: 7bit Cc: "Russell King - ARM Linux" , linux-fsdevel@vger.kernel.org, "Naval Saini" , linux-arch@vger.kernel.org, linux-arm-kernel@lists.arm.linux.org.uk, linux-kernel@vger.kernel.org, naval.saini@nxp.com, "Ralf Baechle" To: "Nick Piggin" Return-path: In-Reply-To: <200811201759.01039.nickpiggin@yahoo.com.au> Content-Disposition: inline Sender: linux-arch-owner@vger.kernel.org List-Id: linux-fsdevel.vger.kernel.org 2008/11/20 Nick Piggin : > > [ ... ] > > - The page is sent to the block layer, which stores into the page. Some > block devices like 'brd' will potentially store via the kernel linear map > here, and they probably don't do enough cache flushing. btw., if someone is curious, here is another case of what may happen on VIPT systems when someone uses a "virtual" block device (like 'brd') as, heh, a swap :-) http://www.linux-mips.org/archives/linux-mips/2008-11/msg00038.html -- Best regards, Dmitry Adamushko