From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f52.google.com (mail-wr1-f52.google.com [209.85.221.52]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4C46C339B41 for ; Wed, 12 Nov 2025 15:00:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.52 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959644; cv=none; b=gSgmGJcmouA/f3RfZKwcjAJK+o3tw+IHRoZsnUQ/3XnG05L4gkgqy5mNCsa4CLzkAurRJB2i9jOwpTgDvMyc5VV5gofUIVbKxyXbyvmNOTrwv3qJpd7sHYUt22GF5u1Hy3XGCd2slpr7CBzNnSRpbqY6yWUHAl3MR941ow1SGpc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1762959644; c=relaxed/simple; bh=ftMi4rxMW7WjJXTDqOFjHRsNI+XGfNycEd6D7yRiwf8=; h=Message-ID:Subject:From:To:Cc:Date:In-Reply-To:References: Content-Type:MIME-Version; b=Ft/nyUrRkRSaZ/7sYl98qtd0walLJgDqi8te1MZxV7UTO3fSdSqq9kX+TBkucqiw7gznUUQmnpsEpeyTGxaQ9UB5zUgsZYoSryrwmVqy66sq08x8kOZEe2EPdxzJMVZU0idjv77/gtGzcu/1DUGqH3mMJG433WM7kmCM1VqMZvU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xXjr/BiL; arc=none smtp.client-ip=209.85.221.52 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xXjr/BiL" Received: by mail-wr1-f52.google.com with SMTP id ffacd0b85a97d-42b312a089fso716244f8f.2 for ; Wed, 12 Nov 2025 07:00:42 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1762959641; x=1763564441; darn=vger.kernel.org; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:from:to:cc:subject :date:message-id:reply-to; bh=ftMi4rxMW7WjJXTDqOFjHRsNI+XGfNycEd6D7yRiwf8=; b=xXjr/BiL1xgYHNNsXrXQ4khd/bi3J6djLyO/bHVn86qOUbVkUF3rK9MYM0seJ0Bwt1 YiO2SPPJ0PpUsBXbo8YUEkXFDUQQRhkYebv3ILk9Kl0M/H75pK4vPmaHkMS7Vg5oBNha QXuL+wmq33tFbpSLp4lLkLfRKFhEFDcssKXknqAK9JUVQBHANBgXnDXJGIn1WDDlrLRH h7YIv5qnhymqFyT7Mm5Xx4gRcExVv5sC4+XwGYwPv8aoeab++xUYbPOAmq/z73RQEdjY mQOvViiLiJQRNwDZ1LcQxHVELUa2p3WRZqDAj4ZJtrUSNCm4YczECQKfHGYihFLWk/Og OzBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1762959641; x=1763564441; h=mime-version:user-agent:content-transfer-encoding:references :in-reply-to:date:cc:to:from:subject:message-id:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=ftMi4rxMW7WjJXTDqOFjHRsNI+XGfNycEd6D7yRiwf8=; b=jkMhCCj8BbPWS/RkHhVttWm5+faz1TEFM5eR+F9aElXL+TFQAGE/OBOIkfp73XLLNY Wig/i9Y4HMYcHRhVU1ZbEtulrYOyKnamALTOk6rQyuNmkJNZ6ee2D+ynXUSeCxE+C6al YRJjhpDrF3l3eaKHQn8ZHYzVDCm263kwoZKcASKbyRyjblXPNpZufA6ZHIOhqioSuZlS T/R4LJEtt39ThftU7TzuzRd2Z3im59D88HCY3XuMknkxQXkb5AG1BAq3ZzDhY0oZ7KDy tt7qjCgLL9dNMKKHyq6iKz7FvQu2HYRUA2h57OL1NKSGw8wdYfH/tJYVcBtUYP+ORlas ElQQ== X-Forwarded-Encrypted: i=1; AJvYcCVF8ZDbXSN4UyaoW6xgSPmE/+eydshbtAdLUjQPRR3tmqFpW8ZAE0+i5rPj0JBkTlKLkEr9FEu2g8zH@vger.kernel.org X-Gm-Message-State: AOJu0Ywm4nsYgVGE3iIbxMWCB8zW/F0senwaPmGH+iPsa0Z1SYJqWFL7 ggUQ1auSDo7v01m4dQOg10VCFtZC6vTBBWC7kEyrR077XfzKVN5c/iKhI8rWYb3RZdE= X-Gm-Gg: ASbGncvDWdgRsXC0KxjkUnOv5lonC86QUsoOXdI7HkuahDcDLwpH5GzIfuC4l1gHxm/ 6RD5PF6iPjQV12eOpg3KyKNMtALLJxok+JxUau/Nl76RTONqMiyV6pezvtsDAtYgyX0w2JwR9Y1 ZNXpWlExzZeIeMotJoUlLuZbMqRpLv07+y0sD4eOhln/dU7DlIToCigvgB9kmaMSzlIMx7ulB9w 3EFATGk+jm85JguPmLKNwnTPNz6J+9dxWhmOJJqimDn0/4i3gCL7dk/R6jxPwSY5yXPdScQpYhX Eq6GFQKdZyI3YQjKffD28DPf9CN+3CM7t5Rx8oVi+CBainkkg0Y8r9TVH98xVXuVtoh3WJjY+c3 SxBjraWNTpIl7kHw0JsVZE8VWrZDypy5w7qtrXQxz1Il//LOktS0z1xL/CfrAz9Ny3NxqjMJVIS 5hRPHGgA== X-Google-Smtp-Source: AGHT+IEWtr1202SXBAEfNbT/oc0QWLUzOqznUI68ArPxhBNv/vhbmeoXarGP0UDkdCcwtG0Wq/w4+w== X-Received: by 2002:a05:6000:2dc8:b0:42b:3eb2:1b97 with SMTP id ffacd0b85a97d-42b4bb8b5e7mr2354687f8f.9.1762959640534; Wed, 12 Nov 2025 07:00:40 -0800 (PST) Received: from draszik.lan ([212.129.80.49]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-42b4789896esm8854605f8f.38.2025.11.12.07.00.38 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 12 Nov 2025 07:00:39 -0800 (PST) Message-ID: <0bc6fadc6ec9578873fc5413da4405c968bb402b.camel@linaro.org> Subject: Re: [PATCH v4 02/20] regulator: dt-bindings: add s2mpg10-pmic regulators From: =?ISO-8859-1?Q?Andr=E9?= Draszik To: Krzysztof Kozlowski Cc: Tudor Ambarus , Rob Herring , Conor Dooley , Liam Girdwood , Mark Brown , Lee Jones , Linus Walleij , Bartosz Golaszewski , Krzysztof Kozlowski , Peter Griffin , Will McVicker , kernel-team@android.com, linux-kernel@vger.kernel.org, linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-gpio@vger.kernel.org Date: Wed, 12 Nov 2025 15:00:39 +0000 In-Reply-To: <20251112-gainful-flashy-seal-f2c5dc@kuoka> References: <20251110-s2mpg1x-regulators-v4-0-94c9e726d4ba@linaro.org> <20251110-s2mpg1x-regulators-v4-2-94c9e726d4ba@linaro.org> <20251112-gainful-flashy-seal-f2c5dc@kuoka> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable User-Agent: Evolution 3.56.2-2+build3 Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Hi Krzysztof, On Wed, 2025-11-12 at 10:51 +0100, Krzysztof Kozlowski wrote: > On Mon, Nov 10, 2025 at 07:28:45PM +0000, Andr=C3=A9 Draszik wrote: > > The S2MPG10 PMIC is a Power Management IC for mobile applications with > > buck converters, various LDOs, power meters, RTC, clock outputs, and > > additional GPIO interfaces. > >=20 > > It has 10 buck and 31 LDO rails. Several of these can either be > > controlled via software (register writes) or via external signals, in > > particular by: > > =C2=A0=C2=A0=C2=A0 * one out of several input pins connected to a main = processor's: > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 *=C2=A0 GPIO pins > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 * other pins that are e.g. f= irmware- or power-domain-controlled > > =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 without explicit= driver intervention > > =C2=A0=C2=A0=C2=A0 * a combination of input pins and register writes. > >=20 > > Control via input pins allows PMIC rails to be controlled by firmware, > > e.g. during standby/suspend, or as part of power domain handling where > > otherwise that would not be possible. Additionally toggling a pin is > > faster than register writes, and it also allows the PMIC to ensure that > > any necessary timing requirements between rails are respected > > automatically if multiple rails are to be enabled or disabled quasi > > simultaneously. > >=20 > > While external control via input pins appears to exist on other > > versions of this PMIC, there is more flexibility in this version, in > > particular there is a selection of input pins to choose from for each > > rail (which must therefore be configured accordingly if in use), > > whereas other versions don't have this flexibility. > >=20 > > Add documentation related to the regulator (buck & ldo) parts like > > devicetree definitions, regulator naming patterns, and additional > > properties. > >=20 > > S2MPG10 is typically used as the main-PMIC together with an S2MPG11 > > PMIC in a main/sub configuration, hence the datasheet and the binding > > both suffix the rails with an 'm'. > >=20 > > Signed-off-by: Andr=C3=A9 Draszik > >=20 > > --- >=20 > What is the base of this? base-commit from cover letter: > fatal: bad object ab40c92c74c6b0c611c89516794502b3a3173966 v4 was sent on top of next-20251110 which is ab40c92c74c6 Cheers, Andre'