From: <Claudiu.Beznea@microchip.com>
To: linus.walleij@linaro.org, robh+dt@kernel.org,
mark.rutland@arm.com, Nicolas.Ferre@microchip.com,
alexandre.belloni@bootlin.com, Ludovic.Desroches@microchip.com
Cc: linux-gpio@vger.kernel.org, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, Claudiu.Beznea@microchip.com
Subject: [PATCH v3 7/7] dt-bindings: add documentation for slew rate
Date: Thu, 7 Feb 2019 09:25:08 +0000 [thread overview]
Message-ID: <1549531468-1676-8-git-send-email-claudiu.beznea@microchip.com> (raw)
In-Reply-To: <1549531468-1676-1-git-send-email-claudiu.beznea@microchip.com>
From: Claudiu Beznea <claudiu.beznea@microchip.com>
Add documentation for slew rate.
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Acked-by: Ludovic Desroches <ludovic.desroches@microchip.com>
---
Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt
index c2d51ed86d47..19c255346a49 100644
--- a/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt
+++ b/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt
@@ -100,6 +100,7 @@ DRIVE_STRENGTH (3 << 5): indicate the drive strength of the pin using the
11 - High
OUTPUT (1 << 7): indicate this pin need to be configured as an output.
OUTPUT_VAL (1 << 8): output val (1 = high, 0 = low)
+SLEWRATE (1 << 9): slew rate of the pin: 0 = disable, 1 = enable
DEBOUNCE (1 << 16): indicate this pin needs debounce.
DEBOUNCE_VAL (0x3fff << 17): debounce value.
--
2.7.4
next prev parent reply other threads:[~2019-02-07 9:25 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-07 9:24 [PATCH v3 0/7] add support for SAM9X60 pin controller Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 1/7] pinctrl: at91: add option to use drive strength bits Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 2/7] pinctrl: at91: add drive strength support for SAM9X60 Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 3/7] pinctrl: at91: add compatibles for SAM9X60 pin controller Claudiu.Beznea
2019-02-07 9:24 ` [PATCH v3 4/7] dt-bindings: add documentation for banks Claudiu.Beznea
2019-02-07 9:25 ` [PATCH v3 5/7] dt-bindings: add bindings for SAM9X60 Claudiu.Beznea
2019-02-07 9:25 ` [PATCH v3 6/7] pinctrl: at91: add slewrate support " Claudiu.Beznea
2019-02-07 9:25 ` Claudiu.Beznea [this message]
2019-02-08 12:07 ` [PATCH v3 0/7] add support for SAM9X60 pin controller Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1549531468-1676-8-git-send-email-claudiu.beznea@microchip.com \
--to=claudiu.beznea@microchip.com \
--cc=Ludovic.Desroches@microchip.com \
--cc=Nicolas.Ferre@microchip.com \
--cc=alexandre.belloni@bootlin.com \
--cc=devicetree@vger.kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).