From: Ralf Baechle <ralf@linux-mips.org>
To: Linus Walleij <linus.walleij@linaro.org>
Cc: linux-gpio@vger.kernel.org,
Alexandre Courbot <acourbot@nvidia.com>,
linux-mips@linux-mips.org, Yoichi Yuasa <yuasa@linux-mips.org>
Subject: Re: [PATCH] gpio: vr41xx: mark GPIO lines used for IRQ
Date: Wed, 19 Mar 2014 18:00:30 +0100 [thread overview]
Message-ID: <20140319170030.GH17197@linux-mips.org> (raw)
In-Reply-To: <1390518477-10020-1-git-send-email-linus.walleij@linaro.org>
On Fri, Jan 24, 2014 at 12:07:57AM +0100, Linus Walleij wrote:
Added Yoichi to cc.
> When an IRQ is started on a GPIO line, mark this GPIO as IRQ in
> the gpiolib so we can keep track of the usage centrally.
>
> Cc: Ralf Baechle <ralf@linux-mips.org>
> Cc: linux-mips@linux-mips.org
> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
> ---
> It would be much appreciated if one of the MIPS people could
> test this patch, thanks in advance. (I did compile-test it
> with a MIPS cross compiler.)
> ---
> drivers/gpio/gpio-vr41xx.c | 20 ++++++++++++++++++++
> 1 file changed, 20 insertions(+)
>
> diff --git a/drivers/gpio/gpio-vr41xx.c b/drivers/gpio/gpio-vr41xx.c
> index b983bc079102..c6728cee0cfd 100644
> --- a/drivers/gpio/gpio-vr41xx.c
> +++ b/drivers/gpio/gpio-vr41xx.c
> @@ -80,6 +80,7 @@ static DEFINE_SPINLOCK(giu_lock);
> static unsigned long giu_flags;
>
> static void __iomem *giu_base;
> +static struct gpio_chip vr41xx_gpio_chip;
>
> #define giu_read(offset) readw(giu_base + (offset))
> #define giu_write(offset, value) writew((value), giu_base + (offset))
> @@ -134,12 +135,31 @@ static void unmask_giuint_low(struct irq_data *d)
> giu_set(GIUINTENL, 1 << GPIO_PIN_OF_IRQ(d->irq));
> }
>
> +static unsigned int startup_giuint(struct irq_data *data)
> +{
> + if (gpio_lock_as_irq(&vr41xx_gpio_chip, data->hwirq))
> + dev_err(vr41xx_gpio_chip.dev,
> + "unable to lock HW IRQ %lu for IRQ\n",
> + data->hwirq);
> + /* Satisfy the .enable semantics by unmasking the line */
> + unmask_giuint_low(data);
> + return 0;
> +}
> +
> +static void shutdown_giuint(struct irq_data *data)
> +{
> + mask_giuint_low(data);
> + gpio_unlock_as_irq(&vr41xx_gpio_chip, data->hwirq);
> +}
> +
> static struct irq_chip giuint_low_irq_chip = {
> .name = "GIUINTL",
> .irq_ack = ack_giuint_low,
> .irq_mask = mask_giuint_low,
> .irq_mask_ack = mask_ack_giuint_low,
> .irq_unmask = unmask_giuint_low,
> + .irq_startup = startup_giuint,
> + .irq_shutdown = shutdown_giuint,
> };
>
> static void ack_giuint_high(struct irq_data *d)
I haven't received any test results but as it's looking good I'm queueing
this for 3.15.
Thanks,
Ralf
next prev parent reply other threads:[~2014-03-19 17:00 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-01-23 23:07 [PATCH] gpio: vr41xx: mark GPIO lines used for IRQ Linus Walleij
2014-03-19 17:00 ` Ralf Baechle [this message]
2014-03-25 14:06 ` Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20140319170030.GH17197@linux-mips.org \
--to=ralf@linux-mips.org \
--cc=acourbot@nvidia.com \
--cc=linus.walleij@linaro.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=yuasa@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).