From mboxrd@z Thu Jan 1 00:00:00 1970 From: Boris Brezillon Subject: Re: [PATCH v9 6/9] i3c: master: Add driver for Cadence IP Date: Thu, 25 Oct 2018 00:52:39 +0200 Message-ID: <20181025005239.15506a63@bbrezillon> References: <20181022133404.2061-1-boris.brezillon@bootlin.com> <20181022133404.2061-7-boris.brezillon@bootlin.com> <20181024202048.7e3534f7@bbrezillon> <99a506e3-d9d5-0d3e-26e1-031447c14857@ti.com> <20181024230432.66dd71df@bbrezillon> <380d73a8-2e54-3cee-2fdd-c6e891df93f7@ti.com> Mime-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <380d73a8-2e54-3cee-2fdd-c6e891df93f7@ti.com> Sender: linux-kernel-owner@vger.kernel.org To: Grygorii Strashko Cc: Wolfram Sang , linux-i2c@vger.kernel.org, Jonathan Corbet , linux-doc@vger.kernel.org, Greg Kroah-Hartman , Arnd Bergmann , Przemyslaw Sroka , Arkadiusz Golec , Alan Douglas , Bartosz Folta , Damian Kos , Alicja Jurasik-Urbaniak , Cyprian Wronka , Suresh Punnoose , Rafal Ciepiela , Thomas Petazzoni , Nishanth Menon , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell List-Id: linux-gpio@vger.kernel.org On Wed, 24 Oct 2018 17:43:00 -0500 Grygorii Strashko wrote: > On 10/24/18 4:04 PM, Boris Brezillon wrote: > > On Wed, 24 Oct 2018 15:25:17 -0500 > > Grygorii Strashko wrote: > > > >> On 10/24/18 1:20 PM, Boris Brezillon wrote: > >>> Hi Arnd, > >>> > >>> On Mon, 22 Oct 2018 15:34:01 +0200 > >>> Boris Brezillon wrote: > >>> > >>> > >>>> + > >>>> +static void cdns_i3c_master_rd_from_rx_fifo(struct cdns_i3c_master *master, > >>>> + u8 *bytes, int nbytes) > >>>> +{ > >>>> + readsl(master->regs + RX_FIFO, bytes, nbytes / 4); > >>> > >>> Vitor reported a problem with readsl(): this function expects the 2nd > >>> argument to be aligned on 32-bit, which is not guaranteed here. Unless > >>> you see a better solution, I'll switch back to a loop doing: > >>> > >>> for (i = 0; i < nbytes; i += 4) { > >>> u32 tmp = __raw_readl(...); > >> > >> Pls, do not use __raw io. > > > > Except this is exactly what I want here, unless you have a > > replacement for "readl() without a mem-barrier and without endianness > > conversion" > > > > Not sure why endianness is the problem. readl_relaxed? Because we want to read a stream of bytes, and, if we have a CPU that is operating in big-endian (ARM kernels can configured in BE or LE), byte ordering will be messed up (the controller is LE). If I use readl_relaxed(), I'll then have to call cpu_to_le32(), and finally copy the result to the buffer. > Sry, I've missed that this is part of the driver not i3c core, > so minor/ignore. >