From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.6 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,USER_AGENT_SANE_1 autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6A26CC5B578 for ; Wed, 3 Jul 2019 07:17:59 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id 2DC1D21882 for ; Wed, 3 Jul 2019 07:17:59 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Nb0tRuyq" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727198AbfGCHRy (ORCPT ); Wed, 3 Jul 2019 03:17:54 -0400 Received: from mail-pl1-f193.google.com ([209.85.214.193]:38120 "EHLO mail-pl1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726236AbfGCHRy (ORCPT ); Wed, 3 Jul 2019 03:17:54 -0400 Received: by mail-pl1-f193.google.com with SMTP id 9so719348ple.5 for ; Wed, 03 Jul 2019 00:17:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=CkSNIC/xMFh1PVeLKzGySSfGIsN4lOVrNTJAEwJ5JpY=; b=Nb0tRuyqoNgiky7Q4UId9CWY881ulwXjjr8XCsQ4027DD7P8g9O6cIfKpMhRM+A6BF VWGAeP+8OD3NN9dUM/T/OQNOOvrQjByiLvM8PFk7t7EDEhl6gO6cV7AHn4JF/AN7F2xV PaJkCdDa0JOgQ4hbUR+29/nZxvxLO/Y8Skm7Y6FNrtV3FCrnvgzROHb2EqVrND5r6EHp kkpRpKwKMXlsxoUq7x3xnnmUP8NBZ6CU9KPNZxLMrMfOgfZyU6jMKCdpOHXWYNbt5xvK u1y2XnLnQsdzPRIDlezCHeehInudV9m03mIM7yCSL+B8vFU+UfiqIEm+8hRiNmMp/BLH rIOA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=CkSNIC/xMFh1PVeLKzGySSfGIsN4lOVrNTJAEwJ5JpY=; b=Cwe/95UQFoEzuJ2enXQ6rz8lmhFo81YCXqmHSOcw6LkyBRQWN4DM+fraEi5GnJgm1j eaBlAkf3HHpUHlzKG9pm9Jq4sJvEKdGqPBgjR9fc/o8OgarSyoZsifpjtP7Q7KlOFqHj LCmM/hFfxCm7vSc9CqaET3k2SRRG5u/x9jB//IKrJpVCKwKgyaQGCALP2z+vf0rAGP/K tOFT2WDDgZSs0BnW+6FWlWAj0Fv0GjQuxK7uQ+Xw92GOQJ7NKqEcjJnmlaVP+i8wBm0t qw6/2xCQZ6kqXi5HuBAqyur0yzNCK3MVa1NSmopmwzJxFyIS3+ihPoPtqPq6uypxGjSa gKaA== X-Gm-Message-State: APjAAAWf2xLZBJ4wqtw6xA+pFVp2oCDfRKCsEu8rFH4vx9rmdP8CahKO 7q+5Xqt0qh7wkGg9erUT2YJbXg== X-Google-Smtp-Source: APXvYqzjycPKphbvA2NlNoaOrMEu3Adfxu4eARsLs+l+1PGYQcmJ8Fk86Kv5nY2tJg/LfACrKsPHBw== X-Received: by 2002:a17:902:2aa8:: with SMTP id j37mr38741111plb.316.1562138273660; Wed, 03 Jul 2019 00:17:53 -0700 (PDT) Received: from tuxbook-pro (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id s24sm1480249pfh.133.2019.07.03.00.17.52 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Wed, 03 Jul 2019 00:17:53 -0700 (PDT) Date: Wed, 3 Jul 2019 00:18:45 -0700 From: Bjorn Andersson To: Vinod Koul Cc: Linus Walleij , linux-arm-msm@vger.kernel.org, Prasad Sodagudi , Andy Gross , Rob Herring , Mark Rutland , linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, "Isaac J . Manjarres" Subject: Re: [PATCH v2 2/3] dt-bindings: pinctrl: qcom: Add SM8150 pinctrl binding Message-ID: <20190703071845.GH12249@tuxbook-pro> References: <20190702105045.27646-1-vkoul@kernel.org> <20190702105045.27646-3-vkoul@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20190702105045.27646-3-vkoul@kernel.org> User-Agent: Mutt/1.11.4 (2019-03-13) Sender: linux-gpio-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org On Tue 02 Jul 03:50 PDT 2019, Vinod Koul wrote: > From: Prasad Sodagudi > > Add the binding for the TLMM pinctrl block found in the SM8150 platform. > > Signed-off-by: Prasad Sodagudi > Signed-off-by: Isaac J. Manjarres > [vkoul: add missing nodes of gpio range and reserved > rewrote function names and order them] > Signed-off-by: Vinod Koul Reviewed-by: Bjorn Andersson > --- > .../bindings/pinctrl/qcom,sm8150-pinctrl.txt | 190 ++++++++++++++++++ > 1 file changed, 190 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,sm8150-pinctrl.txt > > diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm8150-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/qcom,sm8150-pinctrl.txt > new file mode 100644 > index 000000000000..fa37733e5102 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm8150-pinctrl.txt > @@ -0,0 +1,190 @@ > +Qualcomm SM8150 TLMM block > + > +This binding describes the Top Level Mode Multiplexer block found in the > +QCS404 platform. > + > +- compatible: > + Usage: required > + Value type: > + Definition: must be "qcom,sm8150-pinctrl" > + > +- reg: > + Usage: required > + Value type: > + Definition: the base address and size of the north, south, west > + and east TLMM tiles. > + > +- reg-names: > + Usage: required > + Value type: > + Defintiion: names for the cells of reg, must contain "north", "south" > + "west" and "east". > + > +- interrupts: > + Usage: required > + Value type: > + Definition: should specify the TLMM summary IRQ. > + > +- interrupt-controller: > + Usage: required > + Value type: > + Definition: identifies this node as an interrupt controller > + > +- #interrupt-cells: > + Usage: required > + Value type: > + Definition: must be 2. Specifying the pin number and flags, as defined > + in > + > +- gpio-controller: > + Usage: required > + Value type: > + Definition: identifies this node as a gpio controller > + > +- #gpio-cells: > + Usage: required > + Value type: > + Definition: must be 2. Specifying the pin number and flags, as defined > + in > + > +- gpio-ranges: > + Usage: required > + Value type: > + Definition: see ../gpio/gpio.txt > + > +- gpio-reserved-ranges: > + Usage: optional > + Value type: > + Definition: see ../gpio/gpio.txt > + > +Please refer to ../gpio/gpio.txt and ../interrupt-controller/interrupts.txt for > +a general description of GPIO and interrupt bindings. > + > +Please refer to pinctrl-bindings.txt in this directory for details of the > +common pinctrl bindings used by client devices, including the meaning of the > +phrase "pin configuration node". > + > +The pin configuration nodes act as a container for an arbitrary number of > +subnodes. Each of these subnodes represents some desired configuration for a > +pin, a group, or a list of pins or groups. This configuration can include the > +mux function to select on those pin(s)/group(s), and various pin configuration > +parameters, such as pull-up, drive strength, etc. > + > + > +PIN CONFIGURATION NODES: > + > +The name of each subnode is not important; all subnodes should be enumerated > +and processed purely based on their content. > + > +Each subnode only affects those parameters that are explicitly listed. In > +other words, a subnode that lists a mux function but no pin configuration > +parameters implies no information about any pin configuration parameters. > +Similarly, a pin subnode that describes a pullup parameter implies no > +information about e.g. the mux function. > + > + > +The following generic properties as defined in pinctrl-bindings.txt are valid > +to specify in a pin configuration subnode: > + > +- pins: > + Usage: required > + Value type: > + Definition: List of gpio pins affected by the properties specified in > + this subnode. > + > + Valid pins are: > + gpio0-gpio149 > + Supports mux, bias and drive-strength > + > + sdc1_clk, sdc1_cmd, sdc1_data sdc2_clk, sdc2_cmd, > + sdc2_data sdc1_rclk > + Supports bias and drive-strength > + > + ufs_reset > + Supports bias and drive-strength > + > +- function: > + Usage: required > + Value type: > + Definition: Specify the alternative function to be configured for the > + specified pins. Functions are only valid for gpio pins. > + Valid values are: > + > + adsp_ext, agera_pll, aoss_cti, ddr_pxi2, atest_char, > + atest_char0, atest_char1, atest_char2, atest_char3, > + audio_ref, atest_usb1, atest_usb2, atest_usb10, > + atest_usb11, atest_usb12, atest_usb13, atest_usb20, > + atest_usb21, atest_usb22, atest_usb2, atest_usb23, > + btfm_slimbus, cam_mclk, cci_async, cci_i2c, cci_timer0, > + cci_timer1, cci_timer2, cci_timer3, cci_timer4, > + cri_trng, cri_trng0, cri_trng1, dbg_out, ddr_bist, > + ddr_pxi0, ddr_pxi1, ddr_pxi3, edp_hot, edp_lcd, > + emac_phy, emac_pps, gcc_gp1, gcc_gp2, gcc_gp3, gpio, > + hs1_mi2s, hs2_mi2s, hs3_mi2s, jitter_bist, > + lpass_slimbus, mdp_vsync, mdp_vsync0, mdp_vsync1, > + mdp_vsync2, mdp_vsync3, mss_lte, m_voc, nav_pps, > + pa_indicator, pci_e0, phase_flag, pll_bypassnl, > + pll_bist, pci_e1, pll_reset, pri_mi2s, pri_mi2s_ws, > + prng_rosc, qdss, qdss_cti, qlink_request, qlink_enable, > + qspi0, qspi1, qspi2, qspi3, qspi_clk, qspi_cs, qua_mi2s, > + qup0, qup1, qup2, qup3, qup4, qup5, qup6, qup7, qup8, > + qup9, qup10, qup11, qup12, qup13, qup14, qup15, qup16, > + qup17, qup18, qup19, qup_l4, qup_l5, qup_l6, rgmii, > + sdc4, sd_write, sec_mi2s, spkr_i2s, sp_cmu, ter_mi2s, > + tgu_ch0, tgu_ch1, tgu_ch2, tgu_ch3, tsense_pwm1, > + tsense_pwm2, tsif1, tsif2, uim1, uim2, uim_batt, > + usb2phy_ac, usb_phy, vfr_1, vsense_trigger, wlan1_adc0, > + wlan1_adc1, wlan2_adc0, wlan2_adc1, wmss_reset > + > +- bias-disable: > + Usage: optional > + Value type: > + Definition: The specified pins should be configued as no pull. > + > +- bias-pull-down: > + Usage: optional > + Value type: > + Definition: The specified pins should be configued as pull down. > + > +- bias-pull-up: > + Usage: optional > + Value type: > + Definition: The specified pins should be configued as pull up. > + > +- output-high: > + Usage: optional > + Value type: > + Definition: The specified pins are configured in output mode, driven > + high. > + Not valid for sdc pins. > + > +- output-low: > + Usage: optional > + Value type: > + Definition: The specified pins are configured in output mode, driven > + low. > + Not valid for sdc pins. > + > +- drive-strength: > + Usage: optional > + Value type: > + Definition: Selects the drive strength for the specified pins, in mA. > + Valid values are: 2, 4, 6, 8, 10, 12, 14 and 16 > + > +Example: > + > + tlmm: pinctrl@3000000 { > + compatible = "qcom,sm8150-pinctrl"; > + reg = <0x03100000 0x300000>, > + <0x03500000 0x300000>, > + <0x03900000 0x300000>, > + <0x03D00000 0x300000>; > + reg-names = "west", "east", "north", "south"; > + interrupts = ; > + gpio-controller; > + #gpio-cells = <2>; > + gpio-ranges = <&tlmm 0 0 175>; > + gpio-reserved-ranges = <0 4>, <126 4>; > + interrupt-controller; > + #interrupt-cells = <2>; > + }; > -- > 2.20.1 >