From: Ajay Kumar Nandam <ajay.nandam@oss.qualcomm.com>
To: Bjorn Andersson <andersson@kernel.org>,
Linus Walleij <linusw@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: [PATCH v3 0/2] pinctrl: qcom: lpass-lpi: Switch to PM clock framework
Date: Fri, 8 May 2026 17:06:34 +0530 [thread overview]
Message-ID: <20260508113636.3561383-1-ajay.nandam@oss.qualcomm.com> (raw)
This series moves LPASS LPI pinctrl runtime clock control to the PM
clock framework and ensures GPIO register accesses runtime-resume the
block before MMIO.
The common LPASS LPI core now uses PM clocks and autosuspend. Runtime PM
callbacks are wired for all LPASS LPI variant drivers sharing the common
core so behavior is consistent across SoCs using DT-provided clocks via
of_pm_clk_add_clks().
---
v2: https://lore.kernel.org/all/20260420123135.350446-1-ajay.nandam@oss.qualcomm.com/
v1: https://lore.kernel.org/r/20260413122233.375945-1-ajay.nandam@oss.qualcomm.com
Changes since v2:
- Reordered series for bisect safety:
- patch 1 wires runtime PM ops for all LPASS LPI variants first
- patch 2 converts the shared core to pm_clk + runtime PM access paths
- Dropped the standalone "Resume clocks for GPIO access" patch and folded
those changes into the core conversion patch
- Added runtime PM ops wiring for milos/sdm660/sdm670 in the first patch
so all variant drivers are covered before core conversion
- Rebased on latest linux-next
Testing:
- Runtime behavior validated on Kodiak (sc7280)
- Wider runtime testing on other LPASS LPI variants is welcome
Ajay Kumar Nandam (2):
pinctrl: qcom: lpass-lpi: Enable runtime PM hooks on remaining SoCs
pinctrl: qcom: lpass-lpi: Switch to PM clock framework for runtime PM
drivers/pinctrl/qcom/pinctrl-lpass-lpi.c | 109 +++++++++++++-----
.../pinctrl/qcom/pinctrl-milos-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sc7280-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sc8280xp-lpass-lpi.c | 11 +-
.../pinctrl/qcom/pinctrl-sdm660-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sdm670-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sm4250-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c | 7 ++
.../pinctrl/qcom/pinctrl-sm8250-lpass-lpi.c | 11 +-
.../pinctrl/qcom/pinctrl-sm8450-lpass-lpi.c | 11 +-
.../pinctrl/qcom/pinctrl-sm8550-lpass-lpi.c | 11 +-
.../pinctrl/qcom/pinctrl-sm8650-lpass-lpi.c | 11 +-
12 files changed, 164 insertions(+), 42 deletions(-)
--
2.34.1
next reply other threads:[~2026-05-08 11:36 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-08 11:36 Ajay Kumar Nandam [this message]
2026-05-08 11:36 ` [PATCH v3 1/2] pinctrl: qcom: lpass-lpi: Enable runtime PM hooks on remaining SoCs Ajay Kumar Nandam
2026-05-08 13:41 ` Konrad Dybcio
2026-05-08 11:36 ` [PATCH v3 2/2] pinctrl: qcom: lpass-lpi: Switch to PM clock framework for runtime PM Ajay Kumar Nandam
2026-05-08 13:40 ` Konrad Dybcio
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260508113636.3561383-1-ajay.nandam@oss.qualcomm.com \
--to=ajay.nandam@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=linusw@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox