From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8E8133B2D1A for ; Mon, 15 Jun 2026 06:55:36 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781506538; cv=none; b=Kgp6njyc4AiX1g+gij99vKWqMi6S+Tdedr0eVGI0yui56667ckHwhOQb80MJ9e1reYHwaIsVukog36rgfsDVSzWOszlA2d873fxRPuwgi5vuiIOyjtAzApmVBjRYGAAcx/iUFXfMGQRQb3PfNNM96t2I6+ZNTCslqGxztuaE8LA= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1781506538; c=relaxed/simple; bh=a7DZ+9+4fIbwpZO2uG3g+W5R1OjcQ9AkslG3kjBbpc4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=LOfVXjvmsSXXs5IJY+3YTSpYXM62a8RIx9fgNf9vT09uiP1LyxTR9tss2HKAyB7yZnwRLjXGyyVBXUAzc+3DMWE7EqLPodsC0lp8ybL03Ieu8zE5QzbSy8Yz/szbaFDV121B/Hv6jkz/U+R/gRuuCLEYyCuFziMNWbcDogba/pg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=g0gmnyGs; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=UQxCrQz1; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="g0gmnyGs"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="UQxCrQz1" Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65F6LjBW3853201 for ; Mon, 15 Jun 2026 06:55:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= RCtOIVtWRXG8+knNFwjLUUhkwN8I2zj9KCq3Wg6nM5I=; b=g0gmnyGsBZ/Fy5P6 NNoxNC7a98nacGEzFckt7Ro1m04gxcxWCg4c9mD3IrpMKjXhambFRXXjtnDsXbCa A5noWSePC68j25EHEluzH1sksp4lJVBzT/uTmkFTl9O6ErvU+w9n7QKfv/0U+V4y L1iBGZbRbybxMoaWTI7jrwkJRlTMOSPxaF5rVykUVPa6S0bCoTHWDOxwos19N0r3 ck2BxMPo2ron/KjzVhYxrmV3UxHNoDDbzsirvLZ7n/0E6KmPW5a5qj+xsN4QSUTn 5fEpyolVDCgb2DsS4GzC0CFGF0EcHpGhWHAeKnIuk5kXHujilWToadJadhTNDfdP UnkOyw== Received: from mail-dy1-f198.google.com (mail-dy1-f198.google.com [74.125.82.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ery7gx4k0-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Mon, 15 Jun 2026 06:55:35 +0000 (GMT) Received: by mail-dy1-f198.google.com with SMTP id 5a478bee46e88-3075fa5a407so4757853eec.1 for ; Sun, 14 Jun 2026 23:55:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1781506535; x=1782111335; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=RCtOIVtWRXG8+knNFwjLUUhkwN8I2zj9KCq3Wg6nM5I=; b=UQxCrQz1s7D3WPE1ngENWKce5nPn2wOXZTffj63U/CvYCml9se8XliZy/sDv320/xv ODBjInNY4gN3Lx4//nY1fREBrP60lXOYrevHm4VnDxXmoSR+FgwPuaDNE4EJqA7O3M3t QNJe/DdK08n084kE+gXRUvFtl7bI2IQnpz4pbx6km8/5gKczGmmxHZrpEHNKEuCeMUh3 qdEPuz8WtEDwqU8X+ULYQnrRSIgdiZnKaz1Y9Csq/zt+cIzmw7O5RplTlKypXeUdZubL YeyuXLZ7hDx6GrqlUpH+bqfw12KtoBLltBXmTHJ0V5b/Q7zWqCc7god3FShHyhrfB/OO tq+g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1781506535; x=1782111335; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=RCtOIVtWRXG8+knNFwjLUUhkwN8I2zj9KCq3Wg6nM5I=; b=GV5eQ9AkQHPdz97eehEInekLR+4UcgBE97WBsGqbmi9rMQC8u9R0IjsdUX8xAk9nyL oQRjBV7nOItm8vO5ESCjmJuuJGwZvXOfMHisf+beM3dQTOeOPBTA+gj6n8Drg7LwXbPa 3+ZJxBPnYIqC5sgns7uAeeeMPnIrweqBA9KEYUAiDcwHyjWQqiYoUPPMY4aUNMvJUYKb CI2URUfTmuHKeWIClAos5SiIU1ebND96CKqCX32sb+Fv/IuUNAyFoIRfoJsWOjQ7zUbI jOREk9fd5d3C+bxxz+WIFNFzV85oE11bRlDFsa2RHO3N46oNhF2y3WPq0kMNmBESD+Xj ABgQ== X-Forwarded-Encrypted: i=1; AFNElJ9PJmnLKDx+v7u3s+V1UtiALgQUGsxK0Dhay0u975lx+Per6YiLkLsWCLUiLnNDL7ESj7ZTMCnIAlBR@vger.kernel.org X-Gm-Message-State: AOJu0Ywq6YhR8lSL5kfUYm7P6xGKnYBWXbRxbqS5McnixSxDrTolmcls tGphg9RcinNty4NekaWcyKnarLX69EegqBwl1ViLJ+ezuOqnBhwMkzmf8jT13CeeEua96kP9ZqU 69QP5MBRaC7FRqoztcWm5iOT5G+SloZkryjRBfNlTUTuhDjTeFFoW6ICRM9G4sGXK X-Gm-Gg: Acq92OESSziirH6HW0Nhexxz9ThWHANhxKscp2nGkib9OgZVsNXHpohiu/4YYjaBQog 0bJzko6ocby6nZ5IiB/JtBESta20srq7aYlu45oKhotYzUhE2KRuavISdSzj4j83HjQ/SRVCkvO /wTCrW8viHLiip9BtH8CGy6knIe8nke5G/F3Zzz5fQ8PR+SXt2YWiqPbml/1fDSvjRHZOQ+Qfhq 2gbGJnr/DRT/lzYLxYXszPmCOlQu2YCU0Kd68qrXQr6CI4lox1xo5lnfu13jXew1hDmrj9wQAo9 JwsEZkUU1BEtyhBNaAd5FnvfWN8GtEnkw+sW5Tci+e83AIP7sSf/MCA8TW0BswwEb7jTN47VsD4 P9sqppX0Brdza/6/9QHtyO46ZhsejTEWgs0InN19nuIAsVW95etFSGw2hXEX/V6704m6Yjdhj X-Received: by 2002:a05:7301:618:b0:2ed:e15:c923 with SMTP id 5a478bee46e88-309419794c7mr4978215eec.31.1781506534596; Sun, 14 Jun 2026 23:55:34 -0700 (PDT) X-Received: by 2002:a05:7301:618:b0:2ed:e15:c923 with SMTP id 5a478bee46e88-309419794c7mr4978192eec.31.1781506534054; Sun, 14 Jun 2026 23:55:34 -0700 (PDT) Received: from hu-jingyw-lv.qualcomm.com (Global_NAT1.qualcomm.com. [129.46.96.20]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-3081e5cea89sm14915174eec.8.2026.06.14.23.55.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 14 Jun 2026 23:55:33 -0700 (PDT) From: Jingyi Wang Date: Sun, 14 Jun 2026 23:55:03 -0700 Subject: [PATCH v2 1/2] dt-bindings: pinctrl: qcom: Describe Maili TLMM block Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260614-maili-pinctrl-v2-1-0db5bfc23d64@oss.qualcomm.com> References: <20260614-maili-pinctrl-v2-0-0db5bfc23d64@oss.qualcomm.com> In-Reply-To: <20260614-maili-pinctrl-v2-0-0db5bfc23d64@oss.qualcomm.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley Cc: aiqun.yu@oss.qualcomm.com, tingwei.zhang@oss.qualcomm.com, trilok.soni@oss.qualcomm.com, yijie.yang@oss.qualcomm.com, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jingyi Wang , Krzysztof Kozlowski X-Mailer: b4 0.15-dev-3d134 X-Developer-Signature: v=1; a=ed25519-sha256; t=1781506532; l=4956; i=jingyi.wang@oss.qualcomm.com; s=20250911; h=from:subject:message-id; bh=a7DZ+9+4fIbwpZO2uG3g+W5R1OjcQ9AkslG3kjBbpc4=; b=exJmJQrqGiHlrum4kyS1dkhSxTIOAHbX6sBKvpcDQrnmeU5hb+YLFIEtBIsqMtdittmJpDvg6 ZwD8HKJ8TKnDrB4+qQo1b+kEpeifn2DwMYLeTaYcBkvdMwmnI4cdval X-Developer-Key: i=jingyi.wang@oss.qualcomm.com; a=ed25519; pk=PSoHZ6KbUss3IW8FPRVMHMK0Jkkr/jV347mBYJO3iLo= X-Proofpoint-Spam-Info: AW1haW4tMjYwNjE1MDA3MCBTYWx0ZWRfX9oLNowFPkCh/ DboOVc+nrwWH8bRAyB9ZxmKYKQwbWUp3BLPmoku1tarfBBjWyG/ynNDU9Pm5yt4MIbjwbnkHj5w phf56Ogdc/eW64R+NkWXatq0vlJRe2M= X-Authority-Analysis: v=2.4 cv=fLYJG5ae c=1 sm=1 tr=0 ts=6a2fa1e7 cx=c_pps a=wEP8DlPgTf/vqF+yE6f9lg==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=bT5XQOCXPleopHcqzpYA:9 a=QEXdDO2ut3YA:10 a=bBxd6f-gb0O0v-kibOvt:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjE1MDA3MCBTYWx0ZWRfXy8IGXdwrUe8T nafrjGoMCqyK2AFek4UM4k419gs22vfAF59sGS587vCrXbfZyCPbEoMF1+MtjfWs1ilg06OxCyS qH/JSGOVq0UkKydVnEJEAmP7IFguCh7xjs0wXdHVrDkcAI7gjmyyuRtBrZvYr0EYAwIowFPaMT5 i1P2w9lPWqZa1SAzf/fhiRBSBRJxpfGkYKQ+kuhbi1H43ysZlNHAu28hzz2uNzPJ5pvWITroDsS TC4L4IzUQSmpsXNXUdPfvBDmnS8htvYZ86dv7Z54MspWta0UXDed8egHLhoMYX/C7X9nxGvS4Ml WpY9wM+eRyxIZwYo9ClHQw8Kf00PTpXRVSX3aaSSNnAv52JFOvVYNxWwznTgiapD6n6I7euVaN3 ZD6AbAnmAXDc7aDtLy4JHXi1y3ePTW2o93/RYfzYqjAyE2wdr+zY/ttGhpSFgS1AqLoAHh2/+qK q6BNzgWP+BtYQC23OIQ== X-Proofpoint-GUID: ZDXm8TnvyI7pg-uVz_nkk4RrRlsdCwBI X-Proofpoint-ORIG-GUID: ZDXm8TnvyI7pg-uVz_nkk4RrRlsdCwBI X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49 definitions=2026-06-15_02,2026-06-12_03,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 bulkscore=0 suspectscore=0 priorityscore=1501 clxscore=1015 malwarescore=0 impostorscore=0 phishscore=0 lowpriorityscore=0 spamscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606150070 The Top Level Mode Multiplexer (TLMM) in the Qualcomm Maili SoC provides GPIO and pinctrl functionality for UFS, SDC and 226 GPIO pins. Add a DeviceTree binding to describe the TLMM block on Qualcomm's Maili SoC. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Jingyi Wang --- .../bindings/pinctrl/qcom,maili-tlmm.yaml | 120 +++++++++++++++++++++ 1 file changed, 120 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,maili-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,maili-tlmm.yaml new file mode 100644 index 000000000000..64fe90b2391b --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,maili-tlmm.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,maili-tlmm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Maili TLMM block + +maintainers: + - Jingyi Wang + +description: + Top Level Mode Multiplexer pin controller in Qualcomm Maili SoC. + +allOf: + - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml# + +properties: + compatible: + const: qcom,maili-tlmm + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + gpio-reserved-ranges: + minItems: 1 + maxItems: 113 + + gpio-line-names: + maxItems: 226 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-maili-tlmm-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-maili-tlmm-state" + additionalProperties: false + +$defs: + qcom-maili-tlmm-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + $ref: qcom,tlmm-common.yaml#/$defs/qcom-tlmm-state + unevaluatedProperties: false + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + oneOf: + - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-9]|21[0-9]|22[0-5])$" + - enum: [ ufs_reset, sdc2_clk, sdc2_cmd, sdc2_data ] + minItems: 1 + maxItems: 36 + + function: + description: + Specify the alternative function to be configured for the specified + pins. + enum: [ gpio, aoss_cti, atest_char, atest_usb, audio_ext_mclk, + audio_ref_clk, cam_mclk, cci_async_in, cci_i2c0, cci_i2c1, + cci_i2c2, cci_i2c3, cci_timer, coex_espmi, coex_uart1_rx, + coex_uart1_tx, dbg_out_clk, ddr_bist, ddr_pxi, dp_hot, egpio, + gcc_gp, gnss_adc, host2wlan_sol, host_rst, i2chub0_se0, + i2chub0_se1, i2chub0_se2, i2chub0_se3, i2chub0_se4, i2s0, i2s1, + ibi_i3c, ibi_i3c_qup5_se0, jitter_bist, mdp_esync0, mdp_esync1, + mdp_esync2, mdp_vsync, mdp_vsync_e, mdp_vsync_p, mdp_vsync0_out, + mdp_vsync1_out, mdp_vsync2_out, mdp_vsync3_out, mdp_vsync5_out, + modem_pps_in, modem_pps_out, nav_gpio, nav_gpio0, nav_gpio3, + nav_rffe, pcie0_clk_req_n, pcie1_clk_req_n, pcie1_rst_n, + phase_flag, pll_bist_sync, pll_clk_aux, qdss_cti, qlink, qspi, + qspi_clk, qspi_cs, qup1_se0, qup1_se1, qup1_se2, qup1_se3, + qup1_se4, qup1_se5, qup1_se6, qup1_se7, qup2_se0, qup2_se1, + qup2_se2, qup2_se3, qup2_se4_01, qup2_se4_23, qup3_se0, + qup3_se1, qup3_se2, qup3_se3, qup3_se4, qup3_se5, qup4_se0, + qup4_se1, qup4_se2, qup4_se3_01, qup4_se3_23, qup4_se3_l3, + qup4_se4_01, qup4_se4_23, qup4_se4_l3, qup5_se0, rng_rosc, + sd_write_protect, sdc2_clk, sdc2_cmd, sdc2_data, sdc2_rclk, + sdc4_clk, sdc4_cmd, sdc4_data, sys_throttle, tb_trig_sdc, + tmess_rng, tsense_clm, tsense_pwm, uim0, uim1, usb0_hs, usb_phy, + vfr, vsense_trigger_mirnat, wcn_sw ] + + required: + - pins + +required: + - compatible + - reg + +unevaluatedProperties: false + +examples: + - | + #include + + tlmm: pinctrl@f100000 { + compatible = "qcom,maili-tlmm"; + reg = <0x0f100000 0x300000>; + interrupts = ; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&tlmm 0 0 227>; + interrupt-controller; + #interrupt-cells = <2>; + + qup-uart7-state { + pins = "gpio62", "gpio63"; + function = "qup1_se7"; + }; + }; +... -- 2.34.1