linux-gpio.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: <VaibhaavRam.TL@microchip.com>
To: <gregkh@linuxfoundation.org>
Cc: <linux-gpio@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<UNGLinuxDriver@microchip.com>, <arnd@arndb.de>,
	<Tharunkumar.Pasumarthi@microchip.com>
Subject: Re: [PATCH v8 char-misc-next 1/5] misc: microchip: pci1xxxx: Fix error handling path in probe function
Date: Thu, 30 Mar 2023 05:19:27 +0000	[thread overview]
Message-ID: <3d2767e2b9fb075f2c225e27faebaaa297151ce1.camel@microchip.com> (raw)
In-Reply-To: <ZCQL55ST2ed3HL5Q@kroah.com>

On Wed, 2023-03-29 at 11:59 +0200, Greg KH wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you
> know the content is safe
> 
> On Tue, Mar 28, 2023 at 08:10:04PM +0530, Vaibhaav Ram T.L wrote:
> > From: Kumaravel Thiagarajan <kumaravel.thiagarajan@microchip.com>
> > 
> > Removed unnecessary header files.
> 
> That's not a "fix", it is a cleanup.
> 
> > Fix error handling path in probe function.
> > Add pci_free_irq_vectors and auxiliary_device_delete in
> > error handling path.
> 
> All of these should be individual patches, right?
Ok. I will split this patch into multiple patches.
> 
> And you have trailing whitespace here :(
Ok. I will correct this.
> 
> > 
> > Fixes: 393fc2f5948f ("misc: microchip: pci1xxxx: load auxiliary bus
> > driver for the PIO function in the multi-function endpoint of
> > pci1xxxx device.")
> 
> Is this really a fix of that commit?  What was wrong there, just the
> error handling?
Yes, There are two errors in the error handling path.
> 
> > Reported by: Christophe JAILLET <christophe.jaillet@wanadoo.fr>
> > 
> > Co-developed-by: Tharun Kumar P
> > <tharunkumar.pasumarthi@microchip.com>
> 
> No blank line there please.
Ok.
> 
> > Signed-off-by: Tharun Kumar P
> > <tharunkumar.pasumarthi@microchip.com>
> > Signed-off-by: Kumaravel Thiagarajan
> > <kumaravel.thiagarajan@microchip.com>
> > Signed-off-by: Vaibhaav Ram T.L <vaibhaavram.tl@microchip.com>
> > ---
> >  drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c | 104 +++++++++-----
> > ----
> >  1 file changed, 55 insertions(+), 49 deletions(-)
> > 
> > diff --git a/drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> > b/drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> > index 32af2b14ff34..64302fdfbefc 100644
> > --- a/drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> > +++ b/drivers/misc/mchp_pci1xxxx/mchp_pci1xxxx_gp.c
> > @@ -1,16 +1,15 @@
> >  // SPDX-License-Identifier: GPL-2.0
> > -// Copyright (C) 2022 Microchip Technology Inc.
> > +// Copyright (C) 2022-2023 Microchip Technology Inc.
> > 
> > -#include <linux/mfd/core.h>
> > +#include <linux/interrupt.h>
> >  #include <linux/module.h>
> >  #include <linux/pci.h>
> > -#include <linux/spinlock.h>
> > -#include <linux/gpio/driver.h>
> > -#include <linux/interrupt.h>
> > -#include <linux/io.h>
> >  #include <linux/idr.h>
> > +#include <linux/io.h>
> >  #include "mchp_pci1xxxx_gp.h"
> > 
> > +#define PCI_DRIVER_NAME                      "PCI1xxxxGP"
> 
> This is not a "fix" but rather a new change.
Ok. Will correct this.
> 
> All of the changes in here are not related, break this up into "one
> logical change per patch" please.
Ok Greg. I understand this now.
> 
> Thank You.


Regards,
Vaibhaav Ram

  reply	other threads:[~2023-03-30  5:19 UTC|newest]

Thread overview: 15+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <20230328144008.4113-1-vaibhaavram.tl@microchip.com>
     [not found] ` <20230328144008.4113-2-vaibhaavram.tl@microchip.com>
2023-03-29  9:59   ` [PATCH v8 char-misc-next 1/5] misc: microchip: pci1xxxx: Fix error handling path in probe function Greg KH
2023-03-30  5:19     ` VaibhaavRam.TL [this message]
     [not found] ` <20230328144008.4113-3-vaibhaavram.tl@microchip.com>
2023-03-29 10:01   ` [PATCH v8 char-misc-next 2/5] misc: microchip: pci1xxxx: Add OTP Functionality to read and write into OTP bin sysfs Greg KH
2023-03-30  5:27     ` VaibhaavRam.TL
     [not found] ` <20230328144008.4113-4-vaibhaavram.tl@microchip.com>
2023-03-29 10:01   ` [PATCH v8 char-misc-next 3/5] misc: microchip: pci1xxxx: Add EEPROM Functionality to read and write into EEPROM " Greg KH
2023-03-30  5:28     ` VaibhaavRam.TL
2023-03-30  7:57       ` Greg KH
2023-03-30  9:51       ` Michael Walle
2023-03-30 17:21         ` Kumaravel.Thiagarajan
     [not found] ` <20230328144008.4113-5-vaibhaavram.tl@microchip.com>
2023-03-29 10:02   ` [PATCH v8 char-misc-next 4/5] misc: microchip: pci1xxxx: Load auxiliary driver for OTP/EEPROM auxiliary device Greg KH
2023-03-30  5:29     ` VaibhaavRam.TL
     [not found] ` <20230328144008.4113-6-vaibhaavram.tl@microchip.com>
2023-03-29 10:03   ` [PATCH v8 char-misc-next 5/5] misc: microchip: pci1xxxx: Add documentation for sysfs bin attributes Greg KH
2023-03-30  5:37     ` VaibhaavRam.TL
2023-03-29 10:03 ` [PATCH v8 char-misc-next 0/5] Fix error handling in probe Greg KH
2023-03-30  5:38   ` VaibhaavRam.TL

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3d2767e2b9fb075f2c225e27faebaaa297151ce1.camel@microchip.com \
    --to=vaibhaavram.tl@microchip.com \
    --cc=Tharunkumar.Pasumarthi@microchip.com \
    --cc=UNGLinuxDriver@microchip.com \
    --cc=arnd@arndb.de \
    --cc=gregkh@linuxfoundation.org \
    --cc=linux-gpio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).