From: claudiu beznea <claudiu.beznea@tuxon.dev>
To: Geert Uytterhoeven <geert@linux-m68k.org>
Cc: s.shtylyov@omp.ru, davem@davemloft.net, edumazet@google.com,
kuba@kernel.org, pabeni@redhat.com, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
linux@armlinux.org.uk, magnus.damm@gmail.com,
mturquette@baylibre.com, sboyd@kernel.org,
linus.walleij@linaro.org, p.zabel@pengutronix.de, arnd@arndb.de,
m.szyprowski@samsung.com, alexandre.torgue@foss.st.com,
afd@ti.com, broonie@kernel.org, alexander.stein@ew.tq-group.com,
eugen.hristev@collabora.com, sergei.shtylyov@gmail.com,
prabhakar.mahadev-lad.rj@bp.renesas.com,
biju.das.jz@bp.renesas.com, linux-renesas-soc@vger.kernel.org,
netdev@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org,
linux-gpio@vger.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
Subject: Re: [PATCH 13/14] arm64: dts: renesas: rzg3s-smarc-som: Enable Ethernet interfaces
Date: Wed, 6 Dec 2023 13:48:26 +0200 [thread overview]
Message-ID: <89b68781-b552-499d-a8f2-df4dccbb02e0@tuxon.dev> (raw)
In-Reply-To: <CAMuHMdXs9tKo9W31f5OybNR51a_i99Lyx=wHe0GLrADN_8KZTg@mail.gmail.com>
Hi, Geert,
On 06.12.2023 13:22, Geert Uytterhoeven wrote:
> Hi Claudiu,
>
> Thanks for your patch!
>
> On Mon, Nov 20, 2023 at 8:03 AM Claudiu <claudiu.beznea@tuxon.dev> wrote:
>> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>>
>> RZ/G3S Smarc Module has Ethernet PHYs (KSZ9131) connected to each Ethernet
>> IP. For this add proper DT bindings to enable the Ethernet communication
>> though these PHYs.
>>
>> The interface b/w PHYs and MACs is RGMII. The skew settings were set to
>> zero as based on phy-mode (rgmii-id) the KSZ9131 driver enables internal
>> DLL which adds 2ns delay b/w clocks (TX/RX) and data signals.
>
> So shouldn't you just use phy-mode "rgmii" instead?
I chose it like this for simpler configuration of the skew settings. The
PHY supports fixed 2ns delays which is enough for RGMII. And this is
configured based on phy-mode="rgmii-id". As this delay depends also on
soldering length I consider it better this way.
The other variant would have been using phy-mode="rgmii" + skew settings.
Also, same phy-mode is used by rzg2ul-smarc-som.dtsi which is using the
same PHY.
>> Different pin settings were applied to TXC, TX_CTL compared with the rest
>> of the RGMII pins to comply with requirements for these pins imposed by
>> HW manual of RZ/G3S (see chapters "Ether Ch0 Voltage Mode Control
>> Register (ETH0_POC)", "Ether Ch1 Voltage Mode Control Register (ETH1_POC)",
>> for power source selection, "Ether MII/RGMII Mode Control Register
>> (ETH_MODE)" for output-enable and "Input Enable Control Register (IEN_m)"
>> for input-enable configurations).
>>
>> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
>> --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
>> +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi
>> @@ -25,7 +25,10 @@ / {
>>
>> aliases {
>> mmc0 = &sdhi0;
>> -#if !SW_SD2_EN
>> +#if SW_SD2_EN
>
> Cfr. my comment on [PATCH 11/14], this looks odd...
>
>> + eth0 = ð0;
>> + eth1 = ð1;
>> +#else
>> mmc2 = &sdhi2;
>> #endif
>> };
>> @@ -81,6 +84,64 @@ vcc_sdhi2: regulator2 {
>> };
>> };
>>
>> +#if SW_SD2_EN
>
> Likewise.
>
>> +ð0 {
>> + pinctrl-0 = <ð0_pins>;
>> + pinctrl-names = "default";
>> + phy-handle = <&phy0>;
>> + phy-mode = "rgmii-id";
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>
> #{address,size}-cells should be in the SoC-specific .dtsi.
> Same for eth1.
>
>> + status = "okay";
>
> The rest LGTM.
>
> Gr{oetje,eeting}s,
>
> Geert
>
> --
> Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org
>
> In personal conversations with technical people, I call myself a hacker. But
> when I'm talking to journalists I just say "programmer" or something like that.
> -- Linus Torvalds
>
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2023-12-06 11:48 UTC|newest]
Thread overview: 53+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-11-20 7:00 [PATCH 00/14] renesas: rzg3s: Add support for Ethernet Claudiu
2023-11-20 7:00 ` [PATCH 01/14] clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset() Claudiu
2023-11-23 15:48 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 02/14] clk: renesas: rzg2l-cpg: Check reset monitor registers Claudiu
2023-11-23 15:53 ` Geert Uytterhoeven
2023-11-23 17:19 ` claudiu beznea
2023-11-20 7:00 ` [PATCH 03/14] clk: renesas: rzg2l-cpg: Add support for MSTOP Claudiu
2023-11-23 16:35 ` Geert Uytterhoeven
2023-11-24 9:08 ` Geert Uytterhoeven
2023-11-27 7:37 ` claudiu beznea
2023-12-01 15:36 ` Geert Uytterhoeven
2023-11-24 9:24 ` claudiu beznea
2023-11-20 7:00 ` [PATCH 04/14] clk: renesas: r9a08g045-cpg: Add clock and reset support for ETH0 and ETH1 Claudiu
2023-12-01 15:59 ` Geert Uytterhoeven
2023-12-04 7:34 ` claudiu beznea
2023-11-20 7:00 ` [PATCH 05/14] pinctrl: renesas: rzg2l: Move arg in the main function block Claudiu
2023-12-01 16:15 ` Geert Uytterhoeven
2023-12-04 7:37 ` claudiu beznea
2023-11-20 7:00 ` [PATCH 06/14] pinctrl: renesas: rzg2l: Add pin configuration support for pinmux groups Claudiu
2023-12-01 16:51 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 07/14] pinctrl: renesas: rzg2l: Add support to select power source for Ethernet pins Claudiu
2023-12-01 17:11 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 08/14] pinctrl: renesas: rzg2l: Add output enable support Claudiu
2023-12-01 17:25 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 09/14] dt-bindings: net: renesas,etheravb: Document RZ/G3S support Claudiu
2023-11-20 15:39 ` Conor Dooley
2023-11-20 18:39 ` Sergey Shtylyov
2023-11-21 16:29 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 10/14] arm64: renesas: r9a08g045: Add Ethernet nodes Claudiu
2023-12-01 17:35 ` Geert Uytterhoeven
2023-12-04 7:41 ` claudiu beznea
2023-12-04 8:02 ` Geert Uytterhoeven
2023-12-04 8:38 ` claudiu beznea
2023-12-04 9:00 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 11/14] arm64: renesas: rzg3s-smarc-som: Invert the logic for SW_SD2_EN macro Claudiu
2023-12-06 10:33 ` Geert Uytterhoeven
2023-12-06 10:56 ` Geert Uytterhoeven
2023-12-06 11:11 ` claudiu beznea
2023-12-06 11:27 ` Geert Uytterhoeven
2023-12-06 11:31 ` claudiu beznea
2023-11-20 7:00 ` [PATCH 12/14] arm64: dts: renesas: Improve documentation for SW_SD0_DEV_SEL Claudiu
2023-11-20 8:41 ` Sergey Shtylyov
2023-12-06 11:03 ` Geert Uytterhoeven
2023-11-20 7:00 ` [PATCH 13/14] arm64: dts: renesas: rzg3s-smarc-som: Enable Ethernet interfaces Claudiu
2023-12-06 11:22 ` Geert Uytterhoeven
2023-12-06 11:48 ` claudiu beznea [this message]
2023-11-20 7:00 ` [PATCH 14/14] arm: multi_v7_defconfig: Enable CONFIG_RAVB Claudiu
2023-11-20 8:44 ` Arnd Bergmann
2023-11-20 8:56 ` claudiu beznea
2023-11-20 8:58 ` Geert Uytterhoeven
2023-11-20 9:05 ` claudiu beznea
2023-11-27 10:01 ` Geert Uytterhoeven
2023-11-23 15:01 ` [PATCH 00/14] renesas: rzg3s: Add support for Ethernet Linus Walleij
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=89b68781-b552-499d-a8f2-df4dccbb02e0@tuxon.dev \
--to=claudiu.beznea@tuxon.dev \
--cc=afd@ti.com \
--cc=alexander.stein@ew.tq-group.com \
--cc=alexandre.torgue@foss.st.com \
--cc=arnd@arndb.de \
--cc=biju.das.jz@bp.renesas.com \
--cc=broonie@kernel.org \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=conor+dt@kernel.org \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=edumazet@google.com \
--cc=eugen.hristev@collabora.com \
--cc=geert@linux-m68k.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=kuba@kernel.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux@armlinux.org.uk \
--cc=m.szyprowski@samsung.com \
--cc=magnus.damm@gmail.com \
--cc=mturquette@baylibre.com \
--cc=netdev@vger.kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=pabeni@redhat.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh+dt@kernel.org \
--cc=s.shtylyov@omp.ru \
--cc=sboyd@kernel.org \
--cc=sergei.shtylyov@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).