From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0E0FCC77B72 for ; Mon, 17 Apr 2023 07:28:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230408AbjDQH2A (ORCPT ); Mon, 17 Apr 2023 03:28:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42354 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230450AbjDQH1h (ORCPT ); Mon, 17 Apr 2023 03:27:37 -0400 Received: from mail-lf1-x132.google.com (mail-lf1-x132.google.com [IPv6:2a00:1450:4864:20::132]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 466DB44B8 for ; Mon, 17 Apr 2023 00:27:19 -0700 (PDT) Received: by mail-lf1-x132.google.com with SMTP id 2adb3069b0e04-4ec8eca56cfso1214698e87.0 for ; Mon, 17 Apr 2023 00:27:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20221208.gappssmtp.com; s=20221208; t=1681716437; x=1684308437; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=ZRTjTCycaHpBoU3Ym49sFGw6ZqxWkZq2ouAKqZjTUf0=; b=SGplJOaL64R5/0tIMdtE03R4gbz/df9dbBh8U/U8v6QoBoUruMrooZUre/Xg5n0kuc KEmYgAX8H+Cd94C88zxoToF64Lfqx9Qi5hGJiIlw1nzozpdzYDuQ9jAI44L4dUQRGu5s tHDkJQCCBLXaSCmdWMqOckOqzFDEQu6wvM95LNCn04KTi1e+O4V2nPKXwbVZdr/DEauJ dh+SOUf8fF1vaRskM40ljLPNPAifqEasnUff5WL0g8vOHUewQPyWZI6ncV+vq515imKn h8XR5EIBW+IzD2vKMkbIxL9Ye6yCGqPVb9/LsHfMkjcHblT6tGMAOnGf25/LZfVUAzTJ H/Jw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1681716437; x=1684308437; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ZRTjTCycaHpBoU3Ym49sFGw6ZqxWkZq2ouAKqZjTUf0=; b=H4dC9txJKCQ2BBP7yamsx1XFCvzTKqcGqI8+hRgJrM6aHcbMBxvjzVHkN49Mu5VuYp 9GqXhLeBBYL+ukVVAh8J4QBUe7Sps6JEpTpRi+GgAqra7OpLm00mIU2NhPQD4sv7hAqR SP7tOUuIa1sogVN4sR69IxKQxyTvayrA0egYCc/eOrt9ZjSNMJvVtGJxKBKo7WCv5VMI T3eqoC/DK+CEv+gmmOwaQTFCu2PUYYlSEE+p5HNfF439WpVRuuyZdolylvZRSDVCFZNk oRHypSe2LPSRIvG1eSzF6zuYkO+UDvQ4LTZ43UR0GmeI3SYxz/WKEu6amsQ7iZDiAlfC SMNQ== X-Gm-Message-State: AAQBX9dR0BxbAy43zW/atmBC8BVphA1D/HR3YQah/55yrUZEm7l4CO7I cpGkNeQ1l8lbeEJbVkQioZvy90FlxP9KVCMCMr09/g== X-Google-Smtp-Source: AKy350adRCczlvYcQuXt4pzto30Ej659CwCZRjppsj9dwGtViyMwGcjFzfiWOWUmUg+nQZ7mefY326ufEAdBZnqfwLc= X-Received: by 2002:a05:6512:408:b0:4ec:90b2:b514 with SMTP id u8-20020a056512040800b004ec90b2b514mr1874854lfk.6.1681716437538; Mon, 17 Apr 2023 00:27:17 -0700 (PDT) MIME-Version: 1.0 References: <20230327125316.210812-1-brgl@bgdev.pl> <20230327125316.210812-4-brgl@bgdev.pl> <3877cb9e-9647-0acf-f705-d34fe2c731ff@linaro.org> In-Reply-To: <3877cb9e-9647-0acf-f705-d34fe2c731ff@linaro.org> From: Bartosz Golaszewski Date: Mon, 17 Apr 2023 09:27:04 +0200 Message-ID: Subject: Re: [PATCH v3 03/18] dt-bindings: interrupt-controller: qcom-pdc: add compatible for sa8775p To: Krzysztof Kozlowski Cc: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-gpio@vger.kernel.org, Bartosz Golaszewski , Thomas Gleixner , Marc Zyngier Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org On Sun, Apr 16, 2023 at 5:04=E2=80=AFPM Krzysztof Kozlowski wrote: > > On 14/04/2023 11:33, Bartosz Golaszewski wrote: > > On Thu, Apr 6, 2023 at 4:10=E2=80=AFPM Bartosz Golaszewski wrote: > >> > >> On Mon, Mar 27, 2023 at 2:53=E2=80=AFPM Bartosz Golaszewski wrote: > >>> > >>> From: Bartosz Golaszewski > >>> > >>> Add a compatible for the Power Domain Controller on SA8775p platforms= . > >>> Increase the number of PDC pin mappings. > >>> > >>> Signed-off-by: Bartosz Golaszewski > >>> Cc: Thomas Gleixner > >>> Cc: Marc Zyngier > >>> --- > >>> .../devicetree/bindings/interrupt-controller/qcom,pdc.yaml | 3 += +- > >>> 1 file changed, 2 insertions(+), 1 deletion(-) > >>> > >>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/q= com,pdc.yaml b/Documentation/devicetree/bindings/interrupt-controller/qcom,= pdc.yaml > >>> index 94791e261c42..641ff32e4a6c 100644 > >>> --- a/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc= .yaml > >>> +++ b/Documentation/devicetree/bindings/interrupt-controller/qcom,pdc= .yaml > >>> @@ -26,6 +26,7 @@ properties: > >>> compatible: > >>> items: > >>> - enum: > >>> + - qcom,sa8775p-pdc > >>> - qcom,sc7180-pdc > >>> - qcom,sc7280-pdc > >>> - qcom,sc8280xp-pdc > >>> @@ -53,7 +54,7 @@ properties: > >>> qcom,pdc-ranges: > >>> $ref: /schemas/types.yaml#/definitions/uint32-matrix > >>> minItems: 1 > >>> - maxItems: 32 # no hard limit > >>> + maxItems: 38 # no hard limit > > I don't think the limit is correct. I still see warnings with this > patch. We already have 57 elements, so limit should be I guess 128 or > something. > You mean for other platforms? This limit applies to sa8775p as the goal of the patch is to add its own PDC compatible. If other platforms have more interrupts then we need to fix it first with a separate commit IMO. I'll send out two patches for that. Brt