From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f50.google.com (mail-ed1-f50.google.com [209.85.208.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 82AF51C5F3A for ; Fri, 7 Feb 2025 09:49:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.50 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738921798; cv=none; b=R3sp27UkOcP8kM0QGYrlhdzltH2I0GeNYazxl7mJFCiC9TxgZlmCskKpeYvp+jjZctVczczVCPN0qsxZRSl24HGOczyjDicj4koXl0FK3ie5cm5OB+mXrAB2hHqdA78Ut6Y1BSN+Cet2XVR0Y+HuwbecPPHEW4OfpMtosTi40Os= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1738921798; c=relaxed/simple; bh=S4p6LLSLOPSpJE9g1forZYx4llbSsosHafGdaXkcLks=; h=From:Date:To:Cc:Subject:Message-ID:References:MIME-Version: Content-Type:Content-Disposition:In-Reply-To; b=XCKyH8MRi0fzgt19S9RZRfQfU+dK4wBGwE8l0LJEk1lS/DcvfizCkKp4rOhToFp9K1kSES2zOkpno29STnJF1gYANKsd+ullegAFarFdYVXbrz1nuGon7rtBNLppYeL7F/T3Ls5K753r00xulgMTguS8xVRmKcIdOYJ0WJdEHQU= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com; spf=pass smtp.mailfrom=suse.com; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b=R0QQ6qqk; arc=none smtp.client-ip=209.85.208.50 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=suse.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=suse.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=suse.com header.i=@suse.com header.b="R0QQ6qqk" Received: by mail-ed1-f50.google.com with SMTP id 4fb4d7f45d1cf-5dcf0de81ebso3570346a12.1 for ; Fri, 07 Feb 2025 01:49:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=suse.com; s=google; t=1738921794; x=1739526594; darn=vger.kernel.org; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:from:to:cc:subject:date:message-id:reply-to; bh=hHxN1cJYA/N06QjEqFReiwPXLdQZSTCuNsi3b9gHzjE=; b=R0QQ6qqkuCHyh/Lspg5x220NQrmp3N6wdbNGoWH7PyXNdhvxz4Jbe7NchDCCV30XOR 4UrnQQ0BAftdo0xjDtYM/BhzjoxDNhCnK34Yghwjgj4YH3Z24bCg8BkDMUE3cBgRNqoW IN/BOoMUZKikliYvQvrQhGKp5soXPZt7bLmqMnjeOaoYU/2tpjpLxYXKJbjHw7zOiTqT Jb0g9NZP4p3/v2EQoEOMoMl4ILwB4ZGwXP6h8dqQJOw5YWwV47WyQt2MnRb6xO1swpGW M+TB33esmktLN3zuHbZ6n5BvKOB6V9Gwuspyo58dC6FTQjuOuV/zfe3lbKR/zWYucP9I CxeQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1738921794; x=1739526594; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:date:from:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=hHxN1cJYA/N06QjEqFReiwPXLdQZSTCuNsi3b9gHzjE=; b=npfbwjgEmmHhDDEw8eGIbEX3pqXfUaq3b8fiA+hDdKHbHuIFzDiycXW8DrK3m0pXoX XL9aGKFZaeDCIvMcUga/yBmkD5xBdMOyu603Rg3m7U3ZLShtNbgOBF5pBImZriYox1ks dEnc0GwlazPYUezUlvMK+lfMxiPSCvZIOEJIUXAhhm6WWnQsc4SOR46ZG0YXcbeK9AhJ 1WDUXTqc5+mO4sTkrdOiQ969fUB8WiJDxNSNz/O40zG7p1/UzuxEGTLpXP88HD/nI06v hXjFqLtb60dJ+Y6UzEGBNrN6lQWmgdziFTY3o9X0Tqhv1ktDpkgb4l25na8129B+PKbA hbyg== X-Forwarded-Encrypted: i=1; AJvYcCUcu/5jBiRtdqcVIcoAFmJUQHh4WNPPzWn8ilQnFkSMgVR1c58fEASDAge2uu8Azz0Q+xz8KV35dN2A@vger.kernel.org X-Gm-Message-State: AOJu0Yy0KUseK3WDMoIqmirLJSYI4nf2f0YnebAJ8hnEI/wyufjBYejB dhoX/yMLPoz1xvZbc/3SSBmdGiWJOYYGk4WD0c4h0KH9sdZdpNA1Ir9fg6VfOKM= X-Gm-Gg: ASbGncuI2CrUhbS+RPrOo54VZHmNaI4yOUHb3SSNI+Ayqy/9iJzfqk+/c8SeV5IYYIh 78VENaydz5olIF10qyFmHk7TiLB0G12zcUsxjXdGKu1j4RBm4x3TCRttP+CrIueb+V0jNQZfCuf qzlNIyTBtswrRunvMo+s6dputufFnZGXMyQZWNL9qqkWwLb8+w9yucNWWmT1X3Lsc2J+8VB/jXU OVMPL6c8e9Ux8BjS+67bIUDQaKaMAKi0alx+d2KLyqEyOJAgXB19omRm7mEohqzosYnQhURPYt8 FWa9DGTMNbj+UgpN3B6IVvsp6gicQVgdEudjB7dLm7bvgeRrhQp0gqhcwhg= X-Google-Smtp-Source: AGHT+IHCzEFvSIhfMGLJjDLN8sAOhYITMeHBywqkNc2QJXqBWAThFj4V/KSvjovgix5IZ8ADaCm//w== X-Received: by 2002:a17:907:1b27:b0:ab2:f8e9:723c with SMTP id a640c23a62f3a-ab789a9ed0amr257773366b.5.1738921793776; Fri, 07 Feb 2025 01:49:53 -0800 (PST) Received: from localhost (host-79-41-239-37.retail.telecomitalia.it. [79.41.239.37]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ab772fd6ba1sm235401366b.79.2025.02.07.01.49.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 07 Feb 2025 01:49:53 -0800 (PST) From: Andrea della Porta X-Google-Original-From: Andrea della Porta Date: Fri, 7 Feb 2025 10:50:52 +0100 To: Bjorn Helgaas Cc: Andrea della Porta , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Florian Fainelli , Broadcom internal kernel review list , Lorenzo Pieralisi , Krzysztof Wilczynski , Manivannan Sadhasivam , Bjorn Helgaas , Linus Walleij , Catalin Marinas , Will Deacon , Bartosz Golaszewski , Derek Kiernan , Dragan Cvetic , Arnd Bergmann , Greg Kroah-Hartman , Saravana Kannan , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-rpi-kernel@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org, linux-gpio@vger.kernel.org, Masahiro Yamada , Stefan Wahren , Herve Codina , Luca Ceresoli , Thomas Petazzoni , Andrew Lunn Subject: Re: [PATCH v6 05/10] clk: rp1: Add support for clocks provided by RP1 Message-ID: References: <20250203234443.GA810409@bhelgaas> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20250203234443.GA810409@bhelgaas> Hi Bjorn, On 17:44 Mon 03 Feb , Bjorn Helgaas wrote: > On Mon, Jan 13, 2025 at 03:58:04PM +0100, Andrea della Porta wrote: > > RaspberryPi RP1 is an MFD providing, among other peripherals, several > > clock generators and PLLs that drives the sub-peripherals. > > Add the driver to support the clock providers. > > > +#define PLL_PRIM_DIV1_SHIFT 16 > > +#define PLL_PRIM_DIV1_WIDTH 3 > > +#define PLL_PRIM_DIV1_MASK GENMASK(PLL_PRIM_DIV1_SHIFT + \ > > + PLL_PRIM_DIV1_WIDTH - 1, \ > > + PLL_PRIM_DIV1_SHIFT) > > + > > +#define PLL_PRIM_DIV2_SHIFT 12 > > +#define PLL_PRIM_DIV2_WIDTH 3 > > +#define PLL_PRIM_DIV2_MASK GENMASK(PLL_PRIM_DIV2_SHIFT + \ > > + PLL_PRIM_DIV2_WIDTH - 1, \ > > + PLL_PRIM_DIV2_SHIFT) > > Maybe this is standard drivers/clk style, but this seems like overkill > to me. I think this would be sufficient and easier to read: > > #define PLL_PRIM_DIV1_MASK GENMASK(18, 16) > #define PLL_PRIM_DIV2_MASK GENMASK(14, 12) Ack. > > > +static unsigned long rp1_pll_recalc_rate(struct clk_hw *hw, > > + unsigned long parent_rate) > > +{ > > + struct rp1_clk_desc *pll = container_of(hw, struct rp1_clk_desc, hw); > > + struct rp1_clockman *clockman = pll->clockman; > > + const struct rp1_pll_data *data = pll->data; > > + u32 prim, prim_div1, prim_div2; > > + > > + prim = clockman_read(clockman, data->ctrl_reg); > > + prim_div1 = (prim & PLL_PRIM_DIV1_MASK) >> PLL_PRIM_DIV1_SHIFT; > > + prim_div2 = (prim & PLL_PRIM_DIV2_MASK) >> PLL_PRIM_DIV2_SHIFT; > > And then here, I think you can just use FIELD_GET(): > > prim_div1 = FIELD_GET(PLL_PRIM_DIV1_MASK, prim); > prim_div2 = FIELD_GET(PLL_PRIM_DIV2_MASK, prim); > > It looks like the same could be done for PLL_SEC_DIV_MASK, > PLL_CS_REFDIV_SHIFT, PLL_PH_PHASE_SHIFT, CLK_CTRL_AUXSRC_MASK, etc. Ack. Regards, Andrea