From: Greg KH <gregkh@linuxfoundation.org>
To: "Vaibhaav Ram T.L" <vaibhaavram.tl@microchip.com>
Cc: arnd@arndb.de, linux-gpio@vger.kernel.org,
linux-kernel@vger.kernel.org,
kumaravel.thiagarajan@microchip.com,
tharunkumar.pasumarthi@microchip.com,
UNGLinuxDriver@microchip.com
Subject: Re: [PATCH v8 char-misc-next 3/5] misc: microchip: pci1xxxx: Add EEPROM Functionality to read and write into EEPROM bin sysfs
Date: Wed, 29 Mar 2023 12:01:43 +0200 [thread overview]
Message-ID: <ZCQMh_TbPyLGhTD2@kroah.com> (raw)
In-Reply-To: <20230328144008.4113-4-vaibhaavram.tl@microchip.com>
On Tue, Mar 28, 2023 at 08:10:06PM +0530, Vaibhaav Ram T.L wrote:
> From: Kumaravel Thiagarajan <kumaravel.thiagarajan@microchip.com>
>
> Microchip's pci1xxxx is an unmanaged PCIe3.1a switch for consumer,
> industrial, and automotive applications. This switch integrates OTP
> and EEPROM to enable customization of the part in the field.
> This patch adds EEPROM functionality to support the same.
Again, why not use the in-kernel eeprom api instead?
thanks,
greg k-h
next prev parent reply other threads:[~2023-03-29 10:02 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <20230328144008.4113-1-vaibhaavram.tl@microchip.com>
[not found] ` <20230328144008.4113-2-vaibhaavram.tl@microchip.com>
2023-03-29 9:59 ` [PATCH v8 char-misc-next 1/5] misc: microchip: pci1xxxx: Fix error handling path in probe function Greg KH
2023-03-30 5:19 ` VaibhaavRam.TL
[not found] ` <20230328144008.4113-3-vaibhaavram.tl@microchip.com>
2023-03-29 10:01 ` [PATCH v8 char-misc-next 2/5] misc: microchip: pci1xxxx: Add OTP Functionality to read and write into OTP bin sysfs Greg KH
2023-03-30 5:27 ` VaibhaavRam.TL
[not found] ` <20230328144008.4113-4-vaibhaavram.tl@microchip.com>
2023-03-29 10:01 ` Greg KH [this message]
2023-03-30 5:28 ` [PATCH v8 char-misc-next 3/5] misc: microchip: pci1xxxx: Add EEPROM Functionality to read and write into EEPROM " VaibhaavRam.TL
2023-03-30 7:57 ` Greg KH
2023-03-30 9:51 ` Michael Walle
2023-03-30 17:21 ` Kumaravel.Thiagarajan
[not found] ` <20230328144008.4113-5-vaibhaavram.tl@microchip.com>
2023-03-29 10:02 ` [PATCH v8 char-misc-next 4/5] misc: microchip: pci1xxxx: Load auxiliary driver for OTP/EEPROM auxiliary device Greg KH
2023-03-30 5:29 ` VaibhaavRam.TL
[not found] ` <20230328144008.4113-6-vaibhaavram.tl@microchip.com>
2023-03-29 10:03 ` [PATCH v8 char-misc-next 5/5] misc: microchip: pci1xxxx: Add documentation for sysfs bin attributes Greg KH
2023-03-30 5:37 ` VaibhaavRam.TL
2023-03-29 10:03 ` [PATCH v8 char-misc-next 0/5] Fix error handling in probe Greg KH
2023-03-30 5:38 ` VaibhaavRam.TL
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ZCQMh_TbPyLGhTD2@kroah.com \
--to=gregkh@linuxfoundation.org \
--cc=UNGLinuxDriver@microchip.com \
--cc=arnd@arndb.de \
--cc=kumaravel.thiagarajan@microchip.com \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=tharunkumar.pasumarthi@microchip.com \
--cc=vaibhaavram.tl@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).