From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-qk2-f13.google.com (mail-qk2-f13.google.com [74.125.230.205]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6A3AC51AECB for ; Fri, 18 Sep 2026 16:52:47 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.230.205 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789750374; cv=none; b=hG+iMo34no2B3rBjJ2ohkUoGmyz2Nl9E2N3J3tWjOaxcdSXewW2mGMR9h7qT6YOSuVeC9/7K3kN2Q5/5soR2Fk/PxOTaFZFSSicw+z3rW27/5BDADrGNU+OYNYyOwVJ0fcgJwqsarhwq+1TzqBVbL9NrJiHcMOSByaetvhZdpL0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789750374; c=relaxed/simple; bh=irc5KYR38IOfRRboX+pEvk8I8NbKQWukGj6S5mf7trQ=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=tESWieKMq/+KfD44sErgyd4wVaTRHnuEwK0rJuTHUBjwixP5T0kLaXIP76QhcFuEPrdBxwRcfNDR+qt+IpaFuu9RemQUYJZPeRglA9OHE/5a7VxuA1qk9E27rd9pyMaB4A5EAm9Ow4F1W7ojMElvpkfG+dN+swC3t2lOgLEIhB0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b=xIc40cFB; arc=none smtp.client-ip=74.125.230.205 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=riscstar-com.20251104.gappssmtp.com header.i=@riscstar-com.20251104.gappssmtp.com header.b="xIc40cFB" Received: by mail-qk2-f13.google.com with SMTP id af79cd13be357-939109f067eso91821885a.0 for ; Fri, 18 Sep 2026 09:52:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=riscstar-com.20251104.gappssmtp.com; s=20251104; t=1789750364; x=1790355164; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=y6nMczNQ3DZBT2HE1Ncd8RUTZxVgA7izY3+gfm5mgsI=; b=xIc40cFB9r9Bciz3/O4jgdF/VXwoJqm+LTi8lZW1dc0eGceLGmIkT4hmPucK07HAjl ftZnHchBWgdG1SVWQbHWckNGvE5Qchsyr9AV9DTLN1wrWj4rmpvGZMjQklOiiq7I/SgA 1wr8+91908TJbhbMkN7D+Y29hDMKgtQ9n3CprcyUxVQ2ZKx07ATX8zL1oG0s0TpnndSM XvrsurvY3gxS7iKyNTV9teaXtFqpasaCt+vS0e7uGLUfEA2Rm14zKxQU0rWoHvouPGiH YsmbqSgoe08avt5OAbRT3hT9RLgNtxewvy5jkWD+tZ8dqzii58nD54d9Ts/Wo1yzKrEw F5Vg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789750364; x=1790355164; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=y6nMczNQ3DZBT2HE1Ncd8RUTZxVgA7izY3+gfm5mgsI=; b=BfNrNLxNaIa94ZJ5OFs/HdwRPoff8Q5jlUJDwG1AG9dXRmdEXOCZa+tk2/n64Vtwlk 3cuyxcU7GIi3w9h4y1sUm7MD+KMydTW9fIMfc3qqmqd5+p7rbBAJaSfMcJXfYfNtxddj EdE4racLeOAA4XU1ddwCqG3kULmo6pIeFYPAhCJRezPCu0nYV6Nt76BnlVTqhnIiOGyb cDEBEh8lZVC8Uq6uZ9KX2RdqXHtFT+fpsJwW2cdMmwVwTc0vy5eHqIKPc5VyHhHq7qHQ eLnIVgZMO1Cw63BVuNV6w0S7wTPauU7wJHnjPiiVG7pnAKQF+FcCoOtAgwCWp37PBLVe l77Q== X-Forwarded-Encrypted: i=1; AKwUvBxDQHxQ/DUOzPr0qadv0z68qJLjAlAFoW0tRZSWITkfkcwsKYuKzYOYcg1bJlsW83rv0eXVlMWuu26ip/cJzc8=@vger.kernel.org X-Gm-Message-State: AFuF++mCVkKVGsSWPjgY2wMqOsdp8OrgHtQwv4p/cdbNes28jZfukNil WHFlb86d0FpbJuYqLTl2z/GK8Xe4il5IGTX8i9uWG5y6MO52QBQ/FGycHSFmBG4nb4o= X-Gm-Gg: AYBFou2YmiQgkN23HDaZmtNzs6b1utlqoVjpSGBdHSrKUzT3hI5kTs1IqOUeUCLhQ/W pu1O3aOXNA1TJ5Ptg2GfD8VGE9rQQSs4wq21bU1jM1bw3/tqoTdqyxzovBciHOgSjFYJn1Nl6bS tPhE4jjxslpDIAk5tKPTyuXFF/NhEMcuZpVSk4rkgh0bFN2PnJa0tcDWwcrMTL59a7DsDB9XWsC LI0nNVWg3uMCFjZNmggU14SdEyBkAhb+GhG1W1lZhyMV5auNiKCiSvnPZ7sD1AinnMrJl0U16t0 IH61S7Iq3jW7wo4aQduaZYQVQdM/YfDx5H570wgfX4PVAP7VeVryAP3VO7oamkNYyWcbf4D5foP lbke258uQZ0Nsb/PtaND4UZI48NOfbtyTAUHefFxWCPyECehB4Bf9x/Lw0tJKQjflIin+7+C1MR dGCiS5wmEcNU1GHgBfZvQF+WJar3kSf5xBG4oYTvp9Pd7MCl/OU3s58vZiNjcjTeE0IlrgnOmU8 0U= X-Received: by 2002:a05:620a:a40f:10b0:93b:eac0:ddd5 with SMTP id af79cd13be357-93beac0de5amr98270485a.51.1789750364309; Fri, 18 Sep 2026 09:52:44 -0700 (PDT) Received: from zippy.localdomain ([73.62.185.64]) by smtp.gmail.com with ESMTPSA id af79cd13be357-93be0f0762dsm183582785a.39.2026.09.18.09.52.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 09:52:44 -0700 (PDT) From: Alex Elder To: sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, lee@kernel.org, andersson@kernel.org, konradybcio@kernel.org, abelvesa@kernel.org, kees@kernel.org, gustavoars@kernel.org, p.zabel@pengutronix.de Cc: daniel@riscstar.com, mohd.anwar@oss.qualcomm.com, lorenzo.bianconi@oss.qualcomm.com, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, mfd@lists.linux.dev, linux-arm-msm@vger.kernel.org, linux-hardening@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 4/4] arm64: dts: qcom: qcs6490-rb3gen2: add the clock controller Date: Fri, 18 Sep 2026 11:52:33 -0500 Message-ID: <20260918165234.687224-5-elder@riscstar.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260918165234.687224-1-elder@riscstar.com> References: <20260918165234.687224-1-elder@riscstar.com> Precedence: bulk X-Mailing-List: linux-hardening@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The clock (and reset) controller within the TC9564 SoC is accessed via a PCI endpoint bus through BAR 4 of the first embedded PCIe function. A syscon node is created to provide access to a range of memory that is used by the clock/reset controller and shared by other devices. Co-developed-by: Daniel Thompson Signed-off-by: Daniel Thompson Signed-off-by: Alex Elder --- arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts | 22 +++++++++++++++++++- 1 file changed, 21 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts index 5b7f5292a8864..a99ee153e2473 100644 --- a/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts +++ b/arch/arm64/boot/dts/qcom/qcs6490-rb3gen2.dts @@ -9,6 +9,7 @@ #define PM7250B_SID 8 #define PM7250B_SID1 9 +#include #include #include #include @@ -983,7 +984,7 @@ dev@0,1 { <0x2 0x0 0x0 0x83050100 0x0 0x4000 0x0 0x80000>, <0x4 0x0 0x0 0x83050100 0x0 0x84000 0x0 0x200000>; - pci-ep-bus@4 { + pcie_s1b5d0f0_bar4_bus: pci-ep-bus@4 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; @@ -995,6 +996,25 @@ pci-ep-bus@4 { }; }; +&pcie_s1b5d0f0_bar4_bus { + syscon@0 { + compatible = "toshiba,tc9564-config", + "syscon", + "simple-mfd"; + reg = <0x0 0x2000>; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + tc9564_clock0: clock@1004 { + compatible = "toshiba,tc9564-clock"; + reg = <0x1004 0x10>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + }; +}; + &pm7325_gpios { kypd_vol_up_n: kypd-vol-up-n-state { pins = "gpio6"; -- 2.53.0