From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <Brian.Woods@amd.com>
Return-path: <Brian.Woods@amd.com>
From: "Woods, Brian" <Brian.Woods@amd.com>
To: Borislav Petkov <bp@alien8.de>
CC: Bjorn Helgaas <helgaas@kernel.org>, "Woods, Brian" <Brian.Woods@amd.com>,
	Thomas Gleixner <tglx@linutronix.de>, Ingo Molnar <mingo@redhat.com>, "H.
 Peter Anvin" <hpa@zytor.com>, "x86@kernel.org" <x86@kernel.org>, Clemens
 Ladisch <clemens@ladisch.de>, Jean Delvare <jdelvare@suse.com>, Guenter Roeck
	<linux@roeck-us.net>, Pu Wen <puwen@hygon.cn>, Jia Zhang
	<qianyue.zj@alibaba-inc.com>, Takashi Iwai <tiwai@suse.de>, Andy Whitcroft
	<apw@canonical.com>, Colin Ian King <colin.king@canonical.com>, Myron Stowe
	<myron.stowe@redhat.com>, Sumeet Pawnikar <sumeet.r.pawnikar@intel.com>,
	Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	"linux-hwmon@vger.kernel.org" <linux-hwmon@vger.kernel.org>,
	"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>
Subject: Re: [PATCH 2/4] x86/amd_nb: add support for newer PCI topologies
Date: Wed, 7 Nov 2018 19:50:01 +0000
Message-ID: <20181107194955.GA19346@amd.com>
References: <20181102195925.GB160487@google.com>
 <20181102232948.GC26770@zn.tnic> <20181105214537.GA19420@google.com>
 <20181105215650.GG26868@zn.tnic> <20181106214256.GA65443@google.com>
 <20181106220059.GA4139@zn.tnic> <20181106232040.GA85755@google.com>
 <20181107091838.GA10835@zn.tnic> <20181107133856.GA238955@google.com>
 <20181107160707.GA14169@zn.tnic>
In-Reply-To: <20181107160707.GA14169@zn.tnic>
Content-Language: en-US
Content-Type: text/plain; charset="us-ascii"
Content-ID: <7998EECAD1E2BA468FA787687FFC6F70@namprd12.prod.outlook.com>
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
List-ID: <linux-hwmon@vger.kernel.org>

On Wed, Nov 07, 2018 at 05:07:07PM +0100, Borislav Petkov wrote:
> Thanks for explaining.
>=20
> So I don't know about temp sensors - I'm talking about amd_nb which is
> something... well, I explained already what it is in my previous mail so
> I won't repeat myself.
>=20
> Anyway, if there is such a PNP ID device - and I believe I have stumbled
> upon some blurb about it in the BKDGs - which says "this device
> represents the PCI device IDs of a CPU" and if that can be used to
> register amd_nb through it, then sure, I don't see why not.
>=20
> This way, when new CPU comes out and the same PNP ID device is present,
> amd_nb would load, sure.
>=20
> Maybe Brian knows more on the subject...
>=20
> --=20
> Regards/Gruss,
>     Boris.
>=20
> Good mailing practices for 400: avoid top-posting and trim the reply.

More on exactly what?

If it's the PNP ID device, if you can let me know where in the BKDG you
found it before so I can look for keywords etc?  Because I'd need to
find those for k8 onwards so.

--=20
Brian Woods