From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Kurtz Subject: [PATCH 0/8 v3] i2c: i801: enable irq Date: Wed, 27 Jun 2012 21:54:07 +0800 Message-ID: <1340805255-8041-1-git-send-email-djkurtz@chromium.org> Return-path: Sender: linux-kernel-owner@vger.kernel.org To: Jean Delvare , Ben Dooks , Wolfram Sang , Seth Heasley Cc: Olof Johansson , Benson Leung , linux-i2c@vger.kernel.org, linux-kernel@vger.kernel.org, Daniel Kurtz List-Id: linux-i2c@vger.kernel.org v3 incoporates much review feedback from Jean Delvare. I think I got most of the feedback in this version, but please double check! The patchset is based on linus/master, and tested by me only on a Cougar Point (Intel 6 Series PCH) SMBus controller, although Jean has tested earlier, modified versions of these patches on ICH5, ICH7-M and ICH10. This version should also work with no regressions on ICH3-M, even for interrupt enabled SMBus byte-by-byte reads. Note: The interrupt byte-by-byte patches have not yet been tested for SMBus (not I2C) write transactions. Testing help would be appreciated. Daniel Kurtz (8): i2c: i801: refactor use of LAST_BYTE i801_block_transaction_byte_by_byte i2c: i801: optimize waiting for HWPEC to finish i2c: i801: check INTR after every transaction i2c: i801: check and return errors during byte-by-byte transfers i2c: i801: rename some SMBHSTCNT bit constants i2c: i801: drop ENABLE_INT9 i2c: i801: enable irq for i801 smbus transactions i2c: i801: enable irq for byte_by_byte transactions drivers/i2c/busses/i2c-i801.c | 263 ++++++++++++++++++++++++++++++++--------- 1 files changed, 205 insertions(+), 58 deletions(-) -- 1.7.7.3 .