From: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
To: Wolfram Sang <wsa@the-dreams.de>
Cc: Jarkko Nikula <jarkko.nikula@linux.intel.com>,
Mika Westerberg <mika.westerberg@linux.intel.com>,
linux-i2c@vger.kernel.org
Subject: Re: [PATCH v2 0/3] i2c: designware-pci: refactor and add Merrifield support
Date: Sun, 19 Jun 2016 21:08:11 +0300 [thread overview]
Message-ID: <1466359691.30123.171.camel@linux.intel.com> (raw)
In-Reply-To: <20160619174239.GH2933@tetsubishi>
On Sun, 2016-06-19 at 19:42 +0200, Wolfram Sang wrote:
> On Wed, Jun 15, 2016 at 06:05:04PM +0300, Andy Shevchenko wrote:
> > Tested on bare metal (Intel Edison) by enumerating I2C GPIO
> > expanders.
> >
> > In v2:
> > - leave bus 3 at STD speed for Medfield
> > - be consistent with workflow, i.e. call ->setup, and _then_ assign
> > to i2c
> > properties
> > - add a comment to explain magic numbers for Merrifield
> > - add an Ack for patch 3
> >
> > Andy Shevchenko (3):
> > i2c: designware-pci: Make bus number allocation robust
> > i2c: designware-pci: Introduce Merrifield support
> > i2c: designware-pci: Sort header block alphabetically
> >
> > drivers/i2c/busses/i2c-designware-core.h | 1 +
> > drivers/i2c/busses/i2c-designware-pcidrv.c | 143 +++++++++++++++++-
> > -----------
> > 2 files changed, 86 insertions(+), 58 deletions(-)
>
> Applied to for-next, thanks!
Thanks.
Wolfram, just noticed that comment message in the second patch is not
fully clear. I would update it as follows
--- a/drivers/i2c/busses/i2c-designware-pcidrv.c
+++ b/drivers/i2c/busses/i2c-designware-pcidrv.c
@@ -125,10 +125,10 @@ static int mfld_setup(struct pci_dev *pdev, struct
dw_pci_controller *c)
static int mrfld_setup(struct pci_dev *pdev, struct dw_pci_controller
*c)
{
/*
- * On Intel Merrifield the i2c busses are enumerated [1..7]. So,
we add
- * 1 to shift the default range. Besides that the first PCI slot
- * provides 4 functions, that's why we have to add 0 to the head
slot
- * and 4 to the tail one.
+ * On Intel Merrifield the user visible i2c busses are
enumerated
+ * [1..7]. So, we add 1 to shift the default range. Besides that
the
+ * first PCI slot provides 4 functions, that's why we have to
add 0 to
+ * the fisrt slot and 4 to the next one.
*/
switch (PCI_SLOT(pdev->devfn)) {
case 8:
Should I send a new patch or you can fold it?
--
Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Intel Finland Oy
next prev parent reply other threads:[~2016-06-19 18:09 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-06-15 15:05 [PATCH v2 0/3] i2c: designware-pci: refactor and add Merrifield support Andy Shevchenko
2016-06-15 15:05 ` [PATCH v2 1/3] i2c: designware-pci: Make bus number allocation robust Andy Shevchenko
2016-06-15 15:05 ` [PATCH v2 2/3] i2c: designware-pci: Introduce Merrifield support Andy Shevchenko
2016-06-15 15:05 ` [PATCH v2 3/3] i2c: designware-pci: Sort header block alphabetically Andy Shevchenko
2016-06-16 7:44 ` [PATCH v2 0/3] i2c: designware-pci: refactor and add Merrifield support Jarkko Nikula
2016-06-19 17:42 ` Wolfram Sang
2016-06-19 18:08 ` Andy Shevchenko [this message]
2016-06-19 18:17 ` Wolfram Sang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1466359691.30123.171.camel@linux.intel.com \
--to=andriy.shevchenko@linux.intel.com \
--cc=jarkko.nikula@linux.intel.com \
--cc=linux-i2c@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=wsa@the-dreams.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).