From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ed1-f41.google.com (mail-ed1-f41.google.com [209.85.208.41]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CFA2029AB07 for ; Wed, 15 Oct 2025 08:23:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.41 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760516633; cv=none; b=QobXogCNfaFisFHHFaQO7dEzeuZYEoCGhr9SRcsnuF0mErYsPs+5vg0uNza1NVMCDJuYZ7D+ZZeHnySryzlziHkuJS/8OPwu0y4D83wSow9V9k2pQ6Zuk5s3qEPEDrHqby9tctIcINaaIx0v93OFZd9Bge0EpnFLob3/2GPWcKM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760516633; c=relaxed/simple; bh=zjowPA6LA2JyKNy8/VG7vz2tOZi4UHzYurZ1ohlQmjA=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=MYTcKVeiyQNHauBdZHQSQ6uQW/D1OcXtjjMe1cXqFk5gs/oPavTynvoPCimt0qQrw/0q0sSHLA4JsN2hqL4LMJfwX8i5sGMMm4TjU/29a6hTfhs9/WJWWXp97Y31D4iVb3XqM/ZfWgVoqqkA9VyER2SIXsG37JZ7ZrlJsxKz4dQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=uur9uFih; arc=none smtp.client-ip=209.85.208.41 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="uur9uFih" Received: by mail-ed1-f41.google.com with SMTP id 4fb4d7f45d1cf-63bea08a326so973604a12.3 for ; Wed, 15 Oct 2025 01:23:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760516630; x=1761121430; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=xEWfeOPoDT8hEUhHinrJj37kfG+XXphWeZaOer8q0XA=; b=uur9uFihiQuKWrBEgfq/R4pBrAvhOye4itMhsn3NjK82CW1bFW//9TO2z6VKRXB/7D OFt8DenKT1PrwX6bdCtax8ry5QOICiZ6o8yQyhZEqoCS/gRHZgphi2mnXChMgWXton0y PiW3PEUIyB0aB77+Yc5XS4luA/Yks+o9P2QDwnx56yC3w07Qv7Ws+nGvXjiss3Ts1BXI PAD57dapqzgZRM9gwIZquYPBb8V0nnfIqIHD6o03mw49/FO4zIId9iw4+MiAFpcpJue+ YkBz/W99QUPHu4yW05LggXa4zd7NHdbUaqApYnbEUw61ZOlKXIIBQKPGOl2Ve7q9tJP8 EDnA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760516630; x=1761121430; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=xEWfeOPoDT8hEUhHinrJj37kfG+XXphWeZaOer8q0XA=; b=Rmot0OP1Yt/9dRHySL/8eIBou7lmbd/BYUiaMYBtjdIEDLJuwzby0zVg2bDpUEEREr VtYu0OH+F5SsvOvPHffa6ghw5lGhi6fM5VeHN3+kVNR7Y9oJuiMVDmtuHfjnqPM0U4lM gdRDX2CV/H+TYOTtqsHKJ8v/cIqRQgyxA/qzTd0QuUIekX6pl9ka33DKmHi8SDjzpLwz +Pdqt6wH6FNhAYMQXy8lgnlSicz0mKqCXhOE8ls4b9R4oSxYu5IKoVmKKSNjT6sdPJxa eELJWNgFWmRJFMUOzt2GqT0DbxZAjKnw/SX0/YKKyM0QLARb3MiI7qXj8XxC+PCnUmCG uUKA== X-Gm-Message-State: AOJu0YwB3UA157/F7mS2XMIeuy+FRrSJzJoFfm22PJe9i9tzE7CimNTe 5jzUzoZT3nYL0rlsvOAwapRnvbddViYsaD2U9F6QV1d8CLKGZhI8MPK/HixTviQDh2Q= X-Gm-Gg: ASbGncvUQwlqu9JR+mOZUQiW++mJg5RZGK+Bs4jHUi5ihSnHkP+2lonCM24cgkM1927 d15IWxBVEyevLdGG1103RNLIae+t5veNQQDM7egoPTT45cKB37IJhV9/x0vhgLsCOmL2EtObtnn xGY4wgY/uD6JIPVgg4XN0k8X7ALipEq7FSR7eqmq67knz47gP5UABnDZkhcNpURksbQ0DNnyMyh 3ifxe0XJ5yFCjz01Q7kv63eAzydf0NhiVDBJlyL8DVi/McN6hSluY1PfV2UDl6SuYNwXtjU/60n GOWgJACj7BsmV7tuWok/e0auxr/hSuXkPbRZJIid/H4gThsFWELRnie5YQ99ydEqGdVdfWeBzFK 5WdbwLVixWABRGwdgPfq/glAHeSdDMN6oWr4p5mjRvFcIAOHpPtT8oyi8X3CiaEUZSLxcNHWGjE XC0OyOhXFSkzd5TaP7DMYJ/+G8MChDxVoe X-Google-Smtp-Source: AGHT+IHxbqlKJ1VsMlPtKXhUfB9UFCf51KlIdgD/eUSC/bM2tWlthk0OOIVYAVvC9wH/4v5Ovq+w4g== X-Received: by 2002:a05:6402:2812:b0:632:d9b:271e with SMTP id 4fb4d7f45d1cf-639d5c3630emr27126917a12.22.1760516630160; Wed, 15 Oct 2025 01:23:50 -0700 (PDT) Received: from [192.168.0.19] (188-141-3-146.dynamic.upc.ie. [188.141.3.146]) by smtp.gmail.com with ESMTPSA id 4fb4d7f45d1cf-63a5235e7ebsm12712602a12.1.2025.10.15.01.23.48 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 15 Oct 2025 01:23:49 -0700 (PDT) Message-ID: <1c422fbb-dd93-46ce-9227-57c94eb55db4@linaro.org> Date: Wed, 15 Oct 2025 09:23:47 +0100 Precedence: bulk X-Mailing-List: linux-i2c@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH] media: qcom: camss: Enable setting the rate to camnoc_rt_axi clock To: Hangxiang Ma , Loic Poulain , Robert Foss , Andi Shyti , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Todor Tomov , Vladimir Zapolskiy , Mauro Carvalho Chehab Cc: linux-i2c@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-media@vger.kernel.org References: <20251014-add-new-clock-in-vfe-matching-list-v1-1-0d965ccc8a3a@oss.qualcomm.com> From: Bryan O'Donoghue Content-Language: en-US In-Reply-To: <20251014-add-new-clock-in-vfe-matching-list-v1-1-0d965ccc8a3a@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 15/10/2025 03:43, Hangxiang Ma wrote: > On hardware architectures where a single CAMNOC module is split into > two, one for each of the real time (RT) and non real time (NRT) modules > within camera sub system, processing VFE output over the AXI bus > requires enabling and setting the appropriate clock rate for the RT > CAMNOC. This change lays the groundwork for supporting such > configurations. > > Signed-off-by: Hangxiang Ma > --- > This change lays the groundwork for supporting configurations for > hardware architectures that split a single CAMNOC module into real time > (RT) and non real time (NRT). > --- > drivers/media/platform/qcom/camss/camss-vfe.c | 3 ++- > 1 file changed, 2 insertions(+), 1 deletion(-) > > diff --git a/drivers/media/platform/qcom/camss/camss-vfe.c b/drivers/media/platform/qcom/camss/camss-vfe.c > index ee08dbbddf88..09b29ba383f1 100644 > --- a/drivers/media/platform/qcom/camss/camss-vfe.c > +++ b/drivers/media/platform/qcom/camss/camss-vfe.c > @@ -914,7 +914,8 @@ static int vfe_match_clock_names(struct vfe_device *vfe, > return (!strcmp(clock->name, vfe_name) || > !strcmp(clock->name, vfe_lite_name) || > !strcmp(clock->name, "vfe_lite") || > - !strcmp(clock->name, "camnoc_axi")); > + !strcmp(clock->name, "camnoc_axi") || > + !strcmp(clock->name, "camnoc_rt_axi")); > } > > /* > > --- > base-commit: 69a67cb382f428c6dd8ba63e44cd2c59cb84f736 > change-id: 20251012-add-new-clock-in-vfe-matching-list-25fb1e378c49 > > Best regards, Reviewed-by: Bryan O'Donoghue