From: Jean Delvare <jdelvare@suse.de>
To: Jarkko Nikula <jarkko.nikula@linux.intel.com>
Cc: linux-i2c@vger.kernel.org, Jean Delvare <jdelvare@suse.com>,
Wolfram Sang <wsa@the-dreams.de>,
Mika Westerberg <mika.westerberg@linux.intel.com>
Subject: Re: [PATCH] i2c: i801: Add support for Intel Broxton
Date: Sun, 25 Oct 2015 11:50:05 +0100 [thread overview]
Message-ID: <20151025115005.62c834f0@endymion.delvare> (raw)
In-Reply-To: <1445523418-5166-1-git-send-email-jarkko.nikula@linux.intel.com>
Hi Jarkko,
On Thu, 22 Oct 2015 17:16:58 +0300, Jarkko Nikula wrote:
> This patch adds the SMBUS PCI ID of Intel Broxton.
>
> Signed-off-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
> ---
> This goes on top of Mika's "[PATCH] i2c: i801: Add support for Intel DNV":
> http://marc.info/?l=linux-i2c&m=144474010421111&w=2
> ---
> drivers/i2c/busses/i2c-i801.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/i2c/busses/i2c-i801.c b/drivers/i2c/busses/i2c-i801.c
> index 47c2ddf76264..d8219bc2ac4e 100644
> --- a/drivers/i2c/busses/i2c-i801.c
> +++ b/drivers/i2c/busses/i2c-i801.c
> @@ -61,6 +61,7 @@
> * Sunrise Point-H (PCH) 0xa123 32 hard yes yes yes
> * Sunrise Point-LP (PCH) 0x9d23 32 hard yes yes yes
> * DNV (SOC) 0x19df 32 hard yes yes yes
> + * Broxton (SOC) 0x5ad4 32 hard yes yes yes
> *
> * Features supported by this driver:
> * Software PEC no
> @@ -204,6 +205,7 @@
> #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS 0xa123
> #define PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_SMBUS 0x9d23
> #define PCI_DEVICE_ID_INTEL_DNV_SMBUS 0x19df
> +#define PCI_DEVICE_ID_INTEL_BROXTON_SMBUS 0x5ad4
Can you please get this added to pci.ids?
http://pci-ids.ucw.cz/read/PC/8086
> struct i801_mux_config {
> char *gpio_chip;
> @@ -866,6 +868,7 @@ static const struct pci_device_id i801_ids[] = {
> { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SUNRISEPOINT_H_SMBUS) },
> { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SUNRISEPOINT_LP_SMBUS) },
> { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_DNV_SMBUS) },
> + { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_BROXTON_SMBUS) },
> { 0, }
> };
>
Does this one not have FEATURE_TCO as DNV does? If it does, you'll need
to add a line for it in the switch block in i801_probe().
Please also update Documentation/i2c/busses/i2c-i801 and
drivers/i2c/busses/Kconfig.
Thanks,
--
Jean Delvare
SUSE L3 Support
next prev parent reply other threads:[~2015-10-25 10:50 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-10-22 14:16 [PATCH] i2c: i801: Add support for Intel Broxton Jarkko Nikula
2015-10-23 20:13 ` Wolfram Sang
2015-10-25 10:50 ` Jean Delvare [this message]
2015-10-26 8:16 ` Jarkko Nikula
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20151025115005.62c834f0@endymion.delvare \
--to=jdelvare@suse.de \
--cc=jarkko.nikula@linux.intel.com \
--cc=jdelvare@suse.com \
--cc=linux-i2c@vger.kernel.org \
--cc=mika.westerberg@linux.intel.com \
--cc=wsa@the-dreams.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).