From mboxrd@z Thu Jan 1 00:00:00 1970 From: Harini Katakam Subject: Re: [PATCH v2 3/3] i2c: cadence: Check for errata condition involving master receive Date: Fri, 5 Dec 2014 09:42:30 +0530 Message-ID: References: <1417610126-7957-1-git-send-email-harinik@xilinx.com> <1417610126-7957-4-git-send-email-harinik@xilinx.com> <20141204183406.GK7944@katana> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Return-path: In-Reply-To: <20141204183406.GK7944@katana> Sender: linux-kernel-owner@vger.kernel.org To: Wolfram Sang Cc: Mark Rutland , Michal Simek , =?UTF-8?Q?S=C3=B6ren_Brinkmann?= , "linux-arm-kernel@lists.infradead.org" , "linux-i2c@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "vishnum@xilinx.com" List-Id: linux-i2c@vger.kernel.org Hi, On Fri, Dec 5, 2014 at 12:04 AM, Wolfram Sang wrote: > >> + /* >> + * This controller does not give completion interrupt after a >> + * master receive transfer if HOLD bit is set (repeated start), >> + * resulting in SW timeout. Hence, if a receive transfer is >> + * followed by any other transfer, an error is returned >> + * indicating that this sequence is not supported. >> + */ >> + for (count = 0; count < num-1; count++) { >> + if (msgs[count].flags & I2C_M_RD) >> + return -EOPNOTSUPP; >> + } > > Yeah, a lot better. Probably it would be good to inform the user with a > warning what went wrong? > Sure. I'll add that. Regards, Harini