From: Adrian Hunter <adrian.hunter@intel.com>
To: alexandre.belloni@bootlin.com
Cc: Frank.Li@nxp.com, linux-i3c@lists.infradead.org
Subject: [PATCH V3 00/12] i3c: mipi-i3c-hci-pci: Add LTR support for Intel controllers
Date: Mon, 17 Nov 2025 15:15:56 +0200 [thread overview]
Message-ID: <20251117131609.65988-1-adrian.hunter@intel.com> (raw)
Hi
Here are V3 patches primarily to add support for Latency Tolerance
Reporting (LTR) for Intel controllers. Most patches are small tidy-ups or
preparation for the main change.
Changes in V3:
i3c: mipi-i3c-hci-pci: Set 64-bit DMA mask for Intel controllers
Omit mention of IOMMU in commit message.
i3c: mipi-i3c-hci-pci: Rename some Intel-related identifiers
Add Frank's Rev'd-by
i3c: mipi-i3c-hci-pci: Use readl_poll_timeout()
Add Frank's Rev'd-by
i3c: mipi-i3c-hci-pci: Factor out intel_reset()
Add Frank's Rev'd-by
i3c: mipi-i3c-hci-pci: Change callback parameter
Improve commit message.
i3c: mipi-i3c-hci-pci: Add exit callback
Improve commit message.
i3c: mipi-i3c-hci-pci: Allocate a structure for Intel controller information
Squash into "Add LTR support for Intel controllers" patch
i3c: mipi-i3c-hci-pci: Add LTR support for Intel controllers
Squash "Allocate a structure for Intel controller information" patch
into this patch
i3c: mipi-i3c-hci-pci: Set d3cold_delay to 0 for Intel controllers
Add Frank's Rev'd-by
Changes in V2:
i3c: mipi-i3c-hci-pci: Set 64-bit DMA mask for Intel controllers
No need to check error from dma_set_mask_and_coherent() with a
64-bit mask
i3c: mipi-i3c-hci-pci: Rename some Intel-related identifiers
Rename 'intel_init' to 'intel_i3c_init'
More explanation in commit message
i3c: mipi-i3c-hci-pci: Use readl_poll_timeout()
Change 10000 to (10 * USEC_PER_MSEC)
i3c: mipi-i3c-hci-pci: Constify driver data
Add Frank's Rev'd-by
i3c: mipi-i3c-hci-pci: Factor out intel_reset()
Move location of intel_reset() to get a prettier diff
i3c: mipi-i3c-hci-pci: Allocate a structure for mipi_i3c_hci_pci device information
Add Frank's Rev'd-by
i3c: mipi-i3c-hci-pci: Add LTR support for Intel controllers
Make use of FIELD_PREP()
Improve handling of values that exceed the maximum
Adrian Hunter (12):
i3c: mipi-i3c-hci-pci: Set 64-bit DMA mask for Intel controllers
i3c: mipi-i3c-hci-pci: Move all Intel-related definitions together
i3c: mipi-i3c-hci-pci: Rename some Intel-related identifiers
i3c: mipi-i3c-hci-pci: Use readl_poll_timeout()
i3c: mipi-i3c-hci-pci: Constify driver data
i3c: mipi-i3c-hci-pci: Factor out private registers ioremapping
i3c: mipi-i3c-hci-pci: Factor out intel_reset()
i3c: mipi-i3c-hci-pci: Allocate a structure for mipi_i3c_hci_pci device information
i3c: mipi-i3c-hci-pci: Change callback parameter
i3c: mipi-i3c-hci-pci: Add exit callback
i3c: mipi-i3c-hci-pci: Add LTR support for Intel controllers
i3c: mipi-i3c-hci-pci: Set d3cold_delay to 0 for Intel controllers
drivers/i3c/master/mipi-i3c-hci/mipi-i3c-hci-pci.c | 238 +++++++++++++++++----
1 file changed, 200 insertions(+), 38 deletions(-)
Regards
Adrian
--
linux-i3c mailing list
linux-i3c@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-i3c
next reply other threads:[~2025-11-17 13:16 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-17 13:15 Adrian Hunter [this message]
2025-11-17 13:15 ` [PATCH V3 01/12] i3c: mipi-i3c-hci-pci: Set 64-bit DMA mask for Intel controllers Adrian Hunter
2025-11-17 15:34 ` Frank Li
2025-11-17 13:15 ` [PATCH V3 02/12] i3c: mipi-i3c-hci-pci: Move all Intel-related definitions together Adrian Hunter
2025-11-17 15:34 ` Frank Li
2025-11-17 13:15 ` [PATCH V3 03/12] i3c: mipi-i3c-hci-pci: Rename some Intel-related identifiers Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 04/12] i3c: mipi-i3c-hci-pci: Use readl_poll_timeout() Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 05/12] i3c: mipi-i3c-hci-pci: Constify driver data Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 06/12] i3c: mipi-i3c-hci-pci: Factor out private registers ioremapping Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 07/12] i3c: mipi-i3c-hci-pci: Factor out intel_reset() Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 08/12] i3c: mipi-i3c-hci-pci: Allocate a structure for mipi_i3c_hci_pci device information Adrian Hunter
2025-11-17 13:16 ` [PATCH V3 09/12] i3c: mipi-i3c-hci-pci: Change callback parameter Adrian Hunter
2025-11-17 15:36 ` Frank Li
2025-11-17 13:16 ` [PATCH V3 10/12] i3c: mipi-i3c-hci-pci: Add exit callback Adrian Hunter
2025-11-17 15:37 ` Frank Li
2025-11-17 13:16 ` [PATCH V3 11/12] i3c: mipi-i3c-hci-pci: Add LTR support for Intel controllers Adrian Hunter
2025-11-17 15:44 ` Frank Li
2025-11-17 13:16 ` [PATCH V3 12/12] i3c: mipi-i3c-hci-pci: Set d3cold_delay to 0 " Adrian Hunter
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251117131609.65988-1-adrian.hunter@intel.com \
--to=adrian.hunter@intel.com \
--cc=Frank.Li@nxp.com \
--cc=alexandre.belloni@bootlin.com \
--cc=linux-i3c@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).