From mboxrd@z Thu Jan 1 00:00:00 1970 From: Paul Mackerras Date: Sat, 28 Aug 2004 02:08:23 +0000 Subject: Re: page fault scalability patch final : i386 tested, x86_64 Message-Id: <16687.59671.869708.795999@cargo.ozlabs.ibm.com> List-Id: References: <20040816143903.GY11200@holomorphy.com> <20040827233602.GB1024@wotan.suse.de> <20040827172337.638275c3.davem@davemloft.net> <20040827173641.5cfb79f6.akpm@osdl.org> <20040828010253.GA50329@muc.de> <20040827183940.33b38bc2.akpm@osdl.org> In-Reply-To: <20040827183940.33b38bc2.akpm@osdl.org> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit To: Andrew Morton Cc: Andi Kleen , davem@davemloft.net, clameter@sgi.com, ak@suse.de, wli@holomorphy.com, davem@redhat.com, raybry@sgi.com, benh@kernel.crashing.org, manfred@colorfullife.com, linux-ia64@vger.kernel.org, linux-kernel@vger.kernel.org, vrajesh@umich.edu, hugh@veritas.com Andrew Morton writes: > hm. What's the maximum virtual size on power5? The hardware MMU maps a full 64-bit effective address to a physical address (one of the (few) advantages of using a hash table :). That's true on all the ppc64 processors. I'm not sure how many bits of physical address the power5 chip uses, but it is around 50. Under Linux we are currently limited to a 41-bit virtual address space (2TB) for user processes, because of the three-level page tables and the 4kB page size (the pgd and pmd entries are 32 bits). Due to various things the linear mapping (and thus the amount of RAM we can use) is currently also limited to 2TB. We can increase that without too much pain, and we'll have to do that at some stage (no one has yet offered us a 2TB box to play with, but the time will come, for sure :). Regards, Paul.