From mboxrd@z Thu Jan  1 00:00:00 1970
From: Pat LaVarre <p.lavarre@ieee.org>
Subject: Re: [PATCH] libata atapi work #5
Date: 14 May 2004 14:00:01 -0600
Sender: linux-ide-owner@vger.kernel.org
Message-ID: <1084564801.3084.13.camel@patibmrh9>
References: <1084560167.8752.7.camel@patibmrh9> <40A5195C.2000402@pobox.com>
	<1084562845.8752.37.camel@patibmrh9>  <40A5225B.9000907@pobox.com>
Mime-Version: 1.0
Content-Type: text/plain
Content-Transfer-Encoding: 7bit
Return-path: <linux-ide-owner@vger.kernel.org>
Received: from email-out2.iomega.com ([147.178.1.83]:41428 "EHLO
	email.iomega.com") by vger.kernel.org with ESMTP id S262425AbUENUA1
	(ORCPT <rfc822;linux-ide@vger.kernel.org>);
	Fri, 14 May 2004 16:00:27 -0400
In-Reply-To: <40A5225B.9000907@pobox.com>
List-Id: linux-ide@vger.kernel.org
To: Jeff Garzik <jgarzik@pobox.com>
Cc: linux-ide@vger.kernel.org

Jeff G:

> an open IP core 
> compliant to the AHCI specification:
> http://www.intel.com/technology/serialata/pdf/rev1_0.pdf

Does the web now offer PCI chip designs in open source?

1987..1990 or so I did register-transfer-level chip design (a la
Verilog).  I naturally prefer concurrent designs over sequential.

Pat LaVarre