From mboxrd@z Thu Jan 1 00:00:00 1970 From: Benjamin Herrenschmidt Subject: Re: page fault scalability patch V12 [0/7]: Overview and performance tests Date: Thu, 02 Dec 2004 18:05:48 +1100 Message-ID: <1101971149.5593.64.camel@gaston> References: <41AEB44D.2040805@pobox.com> <20041201223441.3820fbc0.akpm@osdl.org> <41AEBD95.7030804@pobox.com> Mime-Version: 1.0 Content-Type: text/plain Content-Transfer-Encoding: 7bit Return-path: Received: from gate.crashing.org ([63.228.1.57]:64169 "EHLO gate.crashing.org") by vger.kernel.org with ESMTP id S261566AbULBHGV (ORCPT ); Thu, 2 Dec 2004 02:06:21 -0500 In-Reply-To: <41AEBD95.7030804@pobox.com> Sender: linux-ide-owner@vger.kernel.org List-Id: linux-ide@vger.kernel.org To: Jeff Garzik Cc: Andrew Morton , Linus Torvalds , Linux Kernel list , list linux-ide On Thu, 2004-12-02 at 02:00 -0500, Jeff Garzik wrote: > > 2.6.9: > bitbang ATA taskfile registers > queue_work() > workqueue thread bitbangs ATA data register (read id page) > > So I wonder if doesn't like CPU 0 sending I/O traffic to the > on-board SATA PCI device, then immediately after that, CPU 1 sending I/O > traffic. > > Anyway, back to debugging... :) They may not end up in order if they are stores (the stores to the taskfile may be out of order vs; the loads/stores to/from the data register) unless you have a spinlock protecting both or a full sync (on ppc), but then, I don't know the ordering things on x86_64. This could certainly be a problem on ppc & ppc64 too. Ben.