linux-ide.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* RE: MSI question
@ 2005-07-18 17:37 Nguyen, Tom L
  2005-07-19 14:50 ` Kallol Biswas
  0 siblings, 1 reply; 3+ messages in thread
From: Nguyen, Tom L @ 2005-07-18 17:37 UTC (permalink / raw)
  To: kallol; +Cc: Jeff Garzik, linux-ide

On Saturday, July 09, 2005 5:08 PM, Kallol wrote:
> The problem is that the card generates the MSI transaction only once.
I
> guess we have to enable the card to generate another MSI transaction 
> again, right?

Have you verified whether the Promise adapter driver's interrupt service
routine associated with MSI vector is called once the card generates the
MSI? Does this driver handle MSI generated from its device
appropriately? If yes, you can enable the card to generate another MSI
transaction.

Thanks,
Long

^ permalink raw reply	[flat|nested] 3+ messages in thread
* MSI question
@ 2005-07-10  0:07 kallol
  0 siblings, 0 replies; 3+ messages in thread
From: kallol @ 2005-07-10  0:07 UTC (permalink / raw)
  To: tom.l.nguyen; +Cc: Jeff Garzik, linux-ide@vger.kernel.org

Hello Tom,
         I have been trying to enable MSI interrupt on a MIPs based network
processor plaform.

The adapter is based on Prommise PCI-X SATA controller. The configuration
is described below

CPU --- HOST Bridge ---- device bus ---- PCI-X bridge --- PCI-X slot


The PCI-X bridge is programmed to accept write transactions (address, and data)
from the Promise adapter and convert them to generate an interrupt to the PIC
that is on the host bridge.

I have been successful to generate one MSI interrupt. The CPU gets the
interrupt.
With a PCI-X analyzer I see the Promise adapter is writing a predefined pattern
(0x5a5a) to a predefined address. The PCI-X bridge claims the transaction and
then I see an interrupt on the CPU.


The problem is that the card generates the MSI transaction only once. I guess
we have to enable the card to generate another MSI transaction again, right?

I do not have access to the card's manual, so not sure what has to be done to
get MSI working again.

On this system, the pin based interrupt mechanism is not working yet, so MSI has
to work.

Any reply will be greatly appreciated.

Kallol



^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2005-07-19 14:53 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2005-07-18 17:37 MSI question Nguyen, Tom L
2005-07-19 14:50 ` Kallol Biswas
  -- strict thread matches above, loose matches on Subject: below --
2005-07-10  0:07 kallol

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).