From: Sergei Shtylyov <sshtylyov@ru.mvista.com>
To: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
Cc: linux-ide@vger.kernel.org
Subject: Re: [PATCH] hpt366: fix PCI clock detection for HPT374 (take 4)
Date: Fri, 24 Aug 2007 22:04:09 +0400 [thread overview]
Message-ID: <46CF1D99.5020501@ru.mvista.com> (raw)
In-Reply-To: <200708212235.49323.bzolnier@gmail.com>
Hello.
Bartlomiej Zolnierkiewicz wrote:
>>HPT374 BIOS seems to only save f_CNT register value for the function #0 before
>>re-tuning DPLL (that causes the driver to report obviously distorted f_CNT for
>>the function #1) -- fix this by always reading the saved f_CNT register value
>>from the function #0 in the driver's init_chipset() method.
>>While at it, introduce 'chip_type' for holding the 'struct hpt_info' field
>>of the same name and replace the structure assignment with memcpy()...
>>Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
> applied
>>---
>>This is still against the current Linus tree -- this time I've made the comment
>>more clear (hopefully :-)...
> Yep, thanks!
/me bows
>> drivers/ide/pci/hpt366.c | 44 +++++++++++++++++++++++++++++++-------------
>> 1 files changed, 31 insertions(+), 13 deletions(-)
>>
>>Index: linux-2.6/drivers/ide/pci/hpt366.c
>>===================================================================
>>--- linux-2.6.orig/drivers/ide/pci/hpt366.c
>>+++ linux-2.6/drivers/ide/pci/hpt366.c
>>@@ -1,5 +1,5 @@
>> /*
>>- * linux/drivers/ide/pci/hpt366.c Version 1.10 Jun 29, 2007
>>+ * linux/drivers/ide/pci/hpt366.c Version 1.11 Aug 11, 2007
>> *
>> * Copyright (C) 1999-2003 Andre Hedrick <andre@linux-ide.org>
>> * Portions Copyright (C) 2001 Sun Microsystems, Inc.
>>@@ -68,7 +68,8 @@
>> * HPT37x chip family; save space by introducing the separate transfer mode
>> * table in which the mode lookup is done
>> * - use f_CNT value saved by the HighPoint BIOS as reading it directly gives
>>- * the wrong PCI frequency since DPLL has already been calibrated by BIOS
>>+ * the wrong PCI frequency since DPLL has already been calibrated by BIOS;
>>+ * read it only from the fucntion 0 of HPT374 chips
> s/fucntion/function/
I thought it's contagious -- I've seen "ot" and Alan's patch and now I'm
infected. So, it's you turn. ;-)
>> * - fix the hotswap code: it caused RESET- to glitch when tristating the bus,
>> * and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
>> * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
MBR, Sergei
prev parent reply other threads:[~2007-08-24 18:01 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2007-08-11 19:49 [PATCH] hpt366: fix PCI clock detection for HPT374 (take 4) Sergei Shtylyov
2007-08-16 7:40 ` Bob Ham
2007-08-21 20:35 ` Bartlomiej Zolnierkiewicz
2007-08-24 18:04 ` Sergei Shtylyov [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=46CF1D99.5020501@ru.mvista.com \
--to=sshtylyov@ru.mvista.com \
--cc=bzolnier@gmail.com \
--cc=linux-ide@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).