From: Mark Lord <liml@rtr.ca>
To: Tejun Heo <htejun@gmail.com>
Cc: Jeff Garzik <jgarzik@pobox.com>,
IDE/ATA development list <linux-ide@vger.kernel.org>
Subject: Re: [PATCH 09/13] sata_mv ncq Use DMA memory pools for hardware memory tables
Date: Wed, 30 Jan 2008 22:59:16 -0500 [thread overview]
Message-ID: <47A14794.5070507@rtr.ca> (raw)
In-Reply-To: <47A13F28.7050001@gmail.com>
Tejun Heo wrote:
>..
> I'm skeptical about the benefit of IRQ coalescing on storage
> controllers. Coalescing improves performance when there are many small
> requests to complete and if you put a lot of small non-consecutive
> requests to a disk, it gets really really really slow and IRQ coalescing
> just doesn't matter at all. The only way to achieve high number of
> completions is to issue small commands to consecutive addresses which is
> just silly. In storage, high volume transfer is achieved through
> request coalescing not completion coalescing and this is true for even SDDs.
..
One cool thing with the Marvell cores, is that they actually implement
"transaction based" IRQ coalescing, whereby a number of related I/O commands
(say, all the RAID5 member commands generated by a single R/W request)
can be tagged together, generating an interrupt only when they all complete
(or after a timeout if something goes wrong).
We don't have anything resembling an appropriate abstraction for that yet,
so I doubt that we could really take advantage of it.
I think one thought in general for IRQ coalescing, is that with largish
storage arrays it may cut down the number of IRQ entry/exit cycles
considerably under heavy load, and perhaps slightly improve L1 cache
occupancy of the IRQ handler paths as well. Dunno, but it could be fun
to wire it in there so we can experiment and (in)validate such theories.
>>>> -- Target Mode support (interfaces yet to be defined)
>>> I would assume this would be along the lines of the SCSI target mode
>>> stuff.
>> ..
>>
>> Ah, now there's a starting point. Thanks.
>
> It would be great if we can make a cheap SATA analyzer out of it.
..
Yeah. It'll have software latency added in, but the chip really looks
like it can do the analyzer job just fine. I wonder if any of the existing
analyzer products already use these chips..
..
> How many devices with working TCQ support are out there? Early raptors?
..
Raptors, everything ever made by Hitachi, some Maxtor, some Seagate (I think),
and even the odd Western Digital drive. And in the PATA space, there were
WD and IBM/Hitachi drives with it. The PDC ADMA and QStor chips were designed
for TCQ (and NCQ for QStor).
Still though, I don't think it's a huge priority, since all modern drives
now implement NCQ when it matters.
Cheers
next prev parent reply other threads:[~2008-01-31 3:59 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2008-01-26 23:28 [PATCH 01/13] sata_mv ncq EH fixes Mark Lord
2008-01-26 23:30 ` [PATCH 02/13] sata_mv ncq Mask transient IRQs Mark Lord
2008-01-26 23:31 ` [PATCH 03/13] sata_mv ncq Rename base to port mmio Mark Lord
2008-01-26 23:31 ` [PATCH 04/13] sata_mv ncq Fix EDMA configuration Mark Lord
2008-01-26 23:31 ` [PATCH 05/13] sata_mv ncq Add want ncq parameter for " Mark Lord
2008-01-26 23:31 ` [PATCH 06/13] sata_mv ncq Use hqtag instead of ioid Mark Lord
2008-01-26 23:32 ` [PATCH 07/13] sata_mv ncq Ignore response status LSB on NCQ Mark Lord
2008-01-26 23:32 ` [PATCH 08/13] sata_mv ncq Restrict max sectors to 8-bits on GenII NCQ Mark Lord
2008-01-26 23:32 ` [PATCH 09/13] sata_mv ncq Use DMA memory pools for hardware memory tables Mark Lord
2008-01-29 17:10 ` Jeff Garzik
2008-01-29 18:24 ` Mark Lord
2008-01-30 9:54 ` Jeff Garzik
2008-01-30 16:40 ` Mark Lord
2008-01-30 17:08 ` Jeff Garzik
2008-01-30 17:19 ` Mark Lord
2008-01-30 17:45 ` Jeff Garzik
2008-01-30 18:57 ` Mark Lord
2008-01-31 3:23 ` Tejun Heo
2008-01-31 3:31 ` Tejun Heo
2008-01-31 3:59 ` Mark Lord [this message]
2008-01-31 9:00 ` Mikael Pettersson
2008-01-26 23:32 ` [PATCH 10/13] sata_mv ncq Introduce per-tag SG tables Mark Lord
2008-01-30 9:50 ` Jeff Garzik
2008-01-26 23:33 ` [PATCH 11/13] sata_mv ncq Enable NCQ operation Mark Lord
2008-01-26 23:33 ` [PATCH 12/13] sata_mv ncq Remove post internal cmd op Mark Lord
2008-01-26 23:33 ` [PATCH 13/13] sata_mv ncq Comments and version bump Mark Lord
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=47A14794.5070507@rtr.ca \
--to=liml@rtr.ca \
--cc=htejun@gmail.com \
--cc=jgarzik@pobox.com \
--cc=linux-ide@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).