From: Akinobu Mita <akinobu.mita@gmail.com>
To: linux-iio@vger.kernel.org
Cc: Akinobu Mita <akinobu.mita@gmail.com>,
Eva Rachel Retuya <eraretuya@gmail.com>,
Andy Shevchenko <andy.shevchenko@gmail.com>,
Jonathan Cameron <jic23@kernel.org>
Subject: [PATCH 3/4] iio: accel: adxl345: add calibration offset support
Date: Sun, 17 Jun 2018 00:04:42 +0900 [thread overview]
Message-ID: <1529161484-28781-4-git-send-email-akinobu.mita@gmail.com> (raw)
In-Reply-To: <1529161484-28781-1-git-send-email-akinobu.mita@gmail.com>
The ADXL345 provides the offset adjustment registers for each axis.
This adds the iio channel information for the calibraion offsets with
that feature.
Cc: Eva Rachel Retuya <eraretuya@gmail.com>
Cc: Andy Shevchenko <andy.shevchenko@gmail.com>
Cc: Jonathan Cameron <jic23@kernel.org>
Signed-off-by: Akinobu Mita <akinobu.mita@gmail.com>
---
drivers/iio/accel/adxl345_core.c | 52 +++++++++++++++++++++++++++++++++++-----
1 file changed, 46 insertions(+), 6 deletions(-)
diff --git a/drivers/iio/accel/adxl345_core.c b/drivers/iio/accel/adxl345_core.c
index 6b62f82..a392f9e 100644
--- a/drivers/iio/accel/adxl345_core.c
+++ b/drivers/iio/accel/adxl345_core.c
@@ -18,6 +18,9 @@
#include "adxl345.h"
#define ADXL345_REG_DEVID 0x00
+#define ADXL345_REG_OFSX 0x1e
+#define ADXL345_REG_OFSY 0x1f
+#define ADXL345_REG_OFSZ 0x20
#define ADXL345_REG_POWER_CTL 0x2D
#define ADXL345_REG_DATA_FORMAT 0x31
#define ADXL345_REG_DATAX0 0x32
@@ -53,8 +56,10 @@ struct adxl345_data {
.type = IIO_ACCEL, \
.modified = 1, \
.channel2 = IIO_MOD_##axis, \
- .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
- .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
+ .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
+ BIT(IIO_CHAN_INFO_CALIBBIAS), \
+ .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE) | \
+ BIT(IIO_CHAN_INFO_CALIBSCALE), \
.scan_index = si, \
}
@@ -69,7 +74,8 @@ static int adxl345_read_raw(struct iio_dev *indio_dev,
int *val, int *val2, long mask)
{
struct adxl345_data *data = iio_priv(indio_dev);
- __le16 regval;
+ __le16 accel;
+ unsigned int regval;
int ret;
switch (mask) {
@@ -80,18 +86,51 @@ static int adxl345_read_raw(struct iio_dev *indio_dev,
* and ADXL345_REG_DATA(X0/Y0/Z0) + 1 the most significant byte
*/
ret = regmap_bulk_read(data->regmap, ADXL345_REG_DATAX0 +
- sizeof(regval) * chan->scan_index,
- ®val, sizeof(regval));
+ sizeof(accel) * chan->scan_index, &accel,
+ sizeof(accel));
if (ret < 0)
return ret;
- *val = sign_extend32(le16_to_cpu(regval), 12);
+ *val = sign_extend32(le16_to_cpu(accel), 12);
return IIO_VAL_INT;
case IIO_CHAN_INFO_SCALE:
*val = 0;
*val2 = adxl345_uscale;
return IIO_VAL_INT_PLUS_MICRO;
+ case IIO_CHAN_INFO_CALIBBIAS:
+ ret = regmap_read(data->regmap,
+ ADXL345_REG_OFSX + chan->scan_index, ®val);
+ if (ret < 0)
+ return ret;
+ *val = sign_extend32(regval, 7);
+ return IIO_VAL_INT;
+ case IIO_CHAN_INFO_CALIBSCALE:
+ /*
+ * 8-bit resolution at +/- 2g, that is 4x accel data scale
+ * factor
+ */
+ *val = 0;
+ *val2 = adxl345_uscale * 4;
+
+ return IIO_VAL_INT_PLUS_MICRO;
+ }
+
+ return -EINVAL;
+}
+
+static int adxl345_write_raw(struct iio_dev *indio_dev,
+ struct iio_chan_spec const *chan,
+ int val, int val2, long mask)
+{
+ struct adxl345_data *data = iio_priv(indio_dev);
+ int ret;
+
+ switch (mask) {
+ case IIO_CHAN_INFO_CALIBBIAS:
+ ret = regmap_write(data->regmap,
+ ADXL345_REG_OFSX + chan->scan_index, val);
+ return ret;
}
return -EINVAL;
@@ -99,6 +138,7 @@ static int adxl345_read_raw(struct iio_dev *indio_dev,
static const struct iio_info adxl345_info = {
.read_raw = adxl345_read_raw,
+ .write_raw = adxl345_write_raw,
};
int adxl345_core_probe(struct device *dev, struct regmap *regmap,
--
2.7.4
next prev parent reply other threads:[~2018-06-16 15:05 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-16 15:04 [PATCH 0/4] iio: accel: adxl345: add calibration offset and sampling frequency support Akinobu Mita
2018-06-16 15:04 ` [PATCH 1/4] iio: accel: adxl345: add link to datasheet Akinobu Mita
2018-06-16 15:04 ` [PATCH 2/4] iio: accel: adxl345: use scan_index for accessing accel registers Akinobu Mita
2018-06-16 15:04 ` Akinobu Mita [this message]
2018-06-16 18:48 ` [PATCH 3/4] iio: accel: adxl345: add calibration offset support Jonathan Cameron
2018-06-18 14:50 ` Akinobu Mita
2018-06-16 15:04 ` [PATCH 4/4] iio: accel: adxl345: add sampling frequency support Akinobu Mita
2018-06-16 18:50 ` Jonathan Cameron
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1529161484-28781-4-git-send-email-akinobu.mita@gmail.com \
--to=akinobu.mita@gmail.com \
--cc=andy.shevchenko@gmail.com \
--cc=eraretuya@gmail.com \
--cc=jic23@kernel.org \
--cc=linux-iio@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).