From: Jonathan Cameron <jic23@kernel.org>
To: Fabrice Gasnier <fabrice.gasnier@st.com>
Cc: <benjamin.gaignard@linaro.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <mcoquelin.stm32@gmail.com>,
<alexandre.torgue@st.com>, <benjamin.gaignard@st.com>,
<linux-iio@vger.kernel.org>, <lars@metafoo.de>, <knaack.h@gmx.de>,
<pmeerw@pmeerw.net>
Subject: Re: [PATCH 4/4] iio: trigger: stm32-timer: add enable attribute
Date: Sun, 30 Jul 2017 14:49:19 +0100 [thread overview]
Message-ID: <20170730144919.19c7ee25@kernel.org> (raw)
In-Reply-To: <1501172340-8448-5-git-send-email-fabrice.gasnier@st.com>
On Thu, 27 Jul 2017 18:19:00 +0200
Fabrice Gasnier <fabrice.gasnier@st.com> wrote:
> In order to use encoder mode, timers needs to be enabled (e.g. CEN bit)
> along with peripheral clock.
> Add IIO_CHAN_INFO_ENABLE attribute to handle this.
> Also, in triggered mode, CEN bit is set automatically in hardware.
> Then clock must be enabled before starting triggered mode.
>
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@st.com>
This one could perhaps have been a little more compact given
it is a fix, but it's still not huge so we'll let it go.
Applied to the fixes-togreg branch of iio.git.
Thanks,
Jonathan
> ---
> drivers/iio/trigger/stm32-timer-trigger.c | 55 +++++++++++++++++++++++--------
> 1 file changed, 41 insertions(+), 14 deletions(-)
>
> diff --git a/drivers/iio/trigger/stm32-timer-trigger.c b/drivers/iio/trigger/stm32-timer-trigger.c
> index d28aa02..14e6eb0 100644
> --- a/drivers/iio/trigger/stm32-timer-trigger.c
> +++ b/drivers/iio/trigger/stm32-timer-trigger.c
> @@ -366,34 +366,32 @@ static int stm32_counter_read_raw(struct iio_dev *indio_dev,
> int *val, int *val2, long mask)
> {
> struct stm32_timer_trigger *priv = iio_priv(indio_dev);
> + u32 dat;
>
> switch (mask) {
> case IIO_CHAN_INFO_RAW:
> - {
> - u32 cnt;
> -
> - regmap_read(priv->regmap, TIM_CNT, &cnt);
> - *val = cnt;
> + regmap_read(priv->regmap, TIM_CNT, &dat);
> + *val = dat;
> + return IIO_VAL_INT;
>
> + case IIO_CHAN_INFO_ENABLE:
> + regmap_read(priv->regmap, TIM_CR1, &dat);
> + *val = (dat & TIM_CR1_CEN) ? 1 : 0;
> return IIO_VAL_INT;
> - }
> - case IIO_CHAN_INFO_SCALE:
> - {
> - u32 smcr;
>
> - regmap_read(priv->regmap, TIM_SMCR, &smcr);
> - smcr &= TIM_SMCR_SMS;
> + case IIO_CHAN_INFO_SCALE:
> + regmap_read(priv->regmap, TIM_SMCR, &dat);
> + dat &= TIM_SMCR_SMS;
>
> *val = 1;
> *val2 = 0;
>
> /* in quadrature case scale = 0.25 */
> - if (smcr == 3)
> + if (dat == 3)
> *val2 = 2;
>
> return IIO_VAL_FRACTIONAL_LOG2;
> }
> - }
>
> return -EINVAL;
> }
> @@ -403,6 +401,7 @@ static int stm32_counter_write_raw(struct iio_dev *indio_dev,
> int val, int val2, long mask)
> {
> struct stm32_timer_trigger *priv = iio_priv(indio_dev);
> + u32 dat;
>
> switch (mask) {
> case IIO_CHAN_INFO_RAW:
> @@ -411,6 +410,22 @@ static int stm32_counter_write_raw(struct iio_dev *indio_dev,
> case IIO_CHAN_INFO_SCALE:
> /* fixed scale */
> return -EINVAL;
> +
> + case IIO_CHAN_INFO_ENABLE:
> + if (val) {
> + regmap_read(priv->regmap, TIM_CR1, &dat);
> + if (!(dat & TIM_CR1_CEN))
> + clk_enable(priv->clk);
> + regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN,
> + TIM_CR1_CEN);
> + } else {
> + regmap_read(priv->regmap, TIM_CR1, &dat);
> + regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN,
> + 0);
> + if (dat & TIM_CR1_CEN)
> + clk_disable(priv->clk);
> + }
> + return 0;
> }
>
> return -EINVAL;
> @@ -506,9 +521,19 @@ static int stm32_set_enable_mode(struct iio_dev *indio_dev,
> {
> struct stm32_timer_trigger *priv = iio_priv(indio_dev);
> int sms = stm32_enable_mode2sms(mode);
> + u32 val;
>
> if (sms < 0)
> return sms;
> + /*
> + * Triggered mode sets CEN bit automatically by hardware. So, first
> + * enable counter clock, so it can use it. Keeps it in sync with CEN.
> + */
> + if (sms == 6) {
> + regmap_read(priv->regmap, TIM_CR1, &val);
> + if (!(val & TIM_CR1_CEN))
> + clk_enable(priv->clk);
> + }
>
> regmap_update_bits(priv->regmap, TIM_SMCR, TIM_SMCR_SMS, sms);
>
> @@ -681,7 +706,9 @@ static ssize_t stm32_count_set_preset(struct iio_dev *indio_dev,
> static const struct iio_chan_spec stm32_trigger_channel = {
> .type = IIO_COUNT,
> .channel = 0,
> - .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | BIT(IIO_CHAN_INFO_SCALE),
> + .info_mask_separate = BIT(IIO_CHAN_INFO_RAW) |
> + BIT(IIO_CHAN_INFO_ENABLE) |
> + BIT(IIO_CHAN_INFO_SCALE),
> .ext_info = stm32_trigger_count_info,
> .indexed = 1
> };
next prev parent reply other threads:[~2017-07-30 13:49 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-07-27 16:18 [PATCH 0/4] iio: trigger: stm32-timer fixes Fabrice Gasnier
2017-07-27 16:18 ` [PATCH 1/4] iio: trigger: stm32-timer: fix quadrature mode get routine Fabrice Gasnier
2017-07-30 13:43 ` Jonathan Cameron
2017-07-27 16:18 ` [PATCH 2/4] iio: trigger: stm32-timer: fix write_raw return value Fabrice Gasnier
2017-07-30 13:45 ` Jonathan Cameron
2017-07-27 16:18 ` [PATCH 3/4] iio: trigger: stm32-timer: fix get/set down count direction Fabrice Gasnier
2017-07-30 13:46 ` Jonathan Cameron
2017-07-27 16:19 ` [PATCH 4/4] iio: trigger: stm32-timer: add enable attribute Fabrice Gasnier
2017-07-30 13:49 ` Jonathan Cameron [this message]
2017-07-28 8:14 ` [PATCH 0/4] iio: trigger: stm32-timer fixes Benjamin Gaignard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20170730144919.19c7ee25@kernel.org \
--to=jic23@kernel.org \
--cc=alexandre.torgue@st.com \
--cc=benjamin.gaignard@linaro.org \
--cc=benjamin.gaignard@st.com \
--cc=fabrice.gasnier@st.com \
--cc=knaack.h@gmx.de \
--cc=lars@metafoo.de \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-iio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mcoquelin.stm32@gmail.com \
--cc=pmeerw@pmeerw.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).