From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f42.google.com (mail-wm1-f42.google.com [209.85.128.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D9FE72FFF95 for ; Wed, 10 Dec 2025 05:25:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765344324; cv=none; b=qw+Koss8dZgCR/ZDIiAyypkrHHCiaftosXEqjhj+3NAI7tEElZyW4PCUdmMq353mbaGgvh9REt+bk1+v/RN9/mjRzth4n4C3F8jT1GDu0/siLyk/il9L52goJtPe2APuh/v1Fy5ekjA3a9rWmqvnvxoeIzm3pzwo8AHUeFU0iK8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1765344324; c=relaxed/simple; bh=rRE+Pn6uRjeIMKhh5F8RB2UlR4gSdwImg4JvNVWYId0=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Dvo7Qv8we+J9A4oppuNhGy7WrtKAZacPLla2n/hgp5vsbftQGU6gbw7xvlC6VQWY8Fz3ebcbpfnmHw8uigHuuMmrpYGYghC7HZk8xozmy4ijOcS977O7Jdp6FvdwjO7wXbWwO5v5b+Cz7NhQKA1ZP+jxn+wk+o7QMOh+f5/Smbo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=xPSyCIZe; arc=none smtp.client-ip=209.85.128.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="xPSyCIZe" Received: by mail-wm1-f42.google.com with SMTP id 5b1f17b1804b1-477563e28a3so3856875e9.1 for ; Tue, 09 Dec 2025 21:25:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1765344320; x=1765949120; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=xPSyCIZenDPC1OgdI9oTEOXmV7JSnb9S3NAjdBV9Z9A25oUP8OALMiwrVCeD0ms2tD m98EV9K8w+MYPHP7ZhMw26cx1JxSmfPgEKvQ1Zrr2SSEfacxYClqq8Ai/0i3ap+dlG19 mW9tTWFyPLFfhtom7uOemJH8cCFHK7AQNh1J3Jc/JNiOrXW9oX6qQ9/kNpc41Q80qmme +uNBXHUinVDegT6J7HtSi6pIJhBhHaKkjgW0wC5KlezKYm+ryXRYUS7bl22HYK/1ULaH EwUROBakfEtl0rAo0kTygY78JCkIgBdLvmDLh9lFK9/psJZIErn41jztFQHl7nutfoo0 yJQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1765344320; x=1765949120; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=4cI6o8go+UXL/S5TqQXusywCs+KEzzJC/G+A907W08g=; b=k1P+Zy/Q3PsuhJloia+ZsanZPI6HYw9gyxBoqO8wengAixlVoNO+cjgoRkRfSqQyDQ VhdLOr0RwhA0xjvj1G/7BL10pAWuOHY398ChzT/kfdU6Y+0zS9I92upGJkSXH7OwQ+a7 u22AJCYQcUf9v9O8t8B6uUaEDojKxjXrTd8HRqAGbBioNA0zkCkD0jR5s+jaWm+XQLGm vhYPFkGsyLwQyETQJwUWqDOikh/wB5vTsEAEMB9/9MlqL5kPdYGCrrDqrLSLLURsfo2Y ukWaTeF7UEfg+4zEeLVnFWIqbsLX6x5q95J0kFh5J8JbevOG4mvpumWt4oK6LMHq2qDK aWSA== X-Forwarded-Encrypted: i=1; AJvYcCUFkqhRvMznNz0TVx66d+dtOWC0pcK1ryfpf38LWcDFp5TOUzjkZPGt7Qqp2bb56yL5LTDe2ucMqdY=@vger.kernel.org X-Gm-Message-State: AOJu0Yx8N9AubBVfo47TsFFp3ncRXunJlzvv6grPM2pe9TBGrwYDYR7K BoTit1yE9evwBrEx16j9Y7msaBy8WPG9ujEDsNt+qKUZky1LrtgrK+7ktVowNEpjhSk= X-Gm-Gg: ASbGncuvhCHOEpfpmVdnlZcNLb0JGfp99K3L443fqZ/StNRo6Zz5xvHT1MBWIR8dQtt u63u5nTpaRiFCMBNhY1zINNnYfV08knxsf+aZ+z/nv3KDOnkvijoy8vULQxZlRHuAd0EIQgOqnm 2f/EU3mZkeIix5/N3cAcLLGKZbq/caBXNGNZSYBpf0WbXALY2LvIQLSBC6KZhv0rErKvJRbVthp BT8hLoeAixPb6XhDi/BB1ieNfEt1W0pxL6FRYeIJJ3TFSDojIDiR+wrYSuwRpUDf+2CK9DU8YYn ZPAQVlQgO/GzXsbVrUGW4OWCrYVOoP6GKMXc9eENMZ+TFIfzkwHJHQLD66wHQ8snjeXiVHM+UhO qozMm8abdh6yuV9B+utRpLBgDVURxwipPidk4w82yDCtc76OTHXFCQZ+FkgW4g3oMq3xv92yPKv 5PHX2riNaApj5fkiJ3BKS3O0cVq4VPKdA= X-Google-Smtp-Source: AGHT+IFm2uRrTxNeE4MWzwAU4VluA6mvY1no+6jYZZ3xTzIhUq0RwCW0mb7k9rZckuaKaPuIe8SKTw== X-Received: by 2002:a05:600c:4e92:b0:479:2a78:4a2e with SMTP id 5b1f17b1804b1-47a838d1688mr9398385e9.7.1765344320173; Tue, 09 Dec 2025 21:25:20 -0800 (PST) Received: from mai.box.freepro.com ([2a05:6e02:1041:c10:4fde:b93c:87db:86e6]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-47a7d3a75a3sm33485695e9.6.2025.12.09.21.25.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Dec 2025 21:25:19 -0800 (PST) From: Daniel Lezcano To: wbg@kernel.org, robh@kernel.org, conor+dt@kernel.org, krzk+dt@kernel.org Cc: s32@nxp.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-iio@vger.kernel.org, Maxime Coquelin , Alexandre Torgue , linux-stm32@st-md-mailman.stormreply.com (moderated list:ARM/STM32 ARCHITECTURE), linux-arm-kernel@lists.infradead.org (moderated list:ARM/STM32 ARCHITECTURE) Subject: [PATCH v2 2/3] dt-bindings: counter: Add NXP System Timer Module Counter Date: Wed, 10 Dec 2025 06:24:46 +0100 Message-ID: <20251210052449.4154283-3-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251210052449.4154283-1-daniel.lezcano@linaro.org> References: <20251210052449.4154283-1-daniel.lezcano@linaro.org> Precedence: bulk X-Mailing-List: linux-iio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the System Timer Module description found on the NXP s32 platform when it is used as a counter and the compatible for the s32g2 variant. Reviewed-by: Rob Herring (Arm) Signed-off-by: Daniel Lezcano --- .../bindings/counter/nxp,s32g2-stm-cnt.yaml | 64 +++++++++++++++++++ 1 file changed, 64 insertions(+) create mode 100644 Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml diff --git a/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml new file mode 100644 index 000000000000..4d42996f5ad3 --- /dev/null +++ b/Documentation/devicetree/bindings/counter/nxp,s32g2-stm-cnt.yaml @@ -0,0 +1,64 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/counter/nxp,s32g2-stm-cnt.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NXP System Timer Module (STM) + +maintainers: + - Daniel Lezcano + +description: + The System Timer Module supports commonly required system and application + software timing functions. STM includes a 32-bit count-up timer and four + 32-bit compare channels with a separate interrupt source for each channel. + The counter is driven by the STM module clock divided by an 8-bit prescale + value. + +properties: + compatible: + oneOf: + - const: nxp,s32g2-stm-cnt + - items: + - const: nxp,s32g3-stm-cnt + - const: nxp,s32g2-stm-cnt + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: Counter clock + - description: Module clock + - description: Register clock + + clock-names: + items: + - const: counter + - const: module + - const: register + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +additionalProperties: false + +examples: + - | + #include + + timer@4011c000 { + compatible = "nxp,s32g2-stm-cnt"; + reg = <0x4011c000 0x3000>; + interrupts = ; + clocks = <&clks 0x3b>, <&clks 0x3c>, <&clks 0x3c>; + clock-names = "counter", "module", "register"; + }; -- 2.43.0