From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj1-f44.google.com (mail-pj1-f44.google.com [209.85.216.44]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D86C22339 for ; Sat, 9 May 2026 17:15:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.216.44 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778346923; cv=none; b=Jv6XbDbZfQCQ1YuELWWoJp+oJy23PJvz7SUTmQqRmJzkyAIofWXd5+E3Id6dFgHmiX8cpyCIZ2hLUt7BE6fria866BaofZ7qVhyAMNbJVHHB60Wb2XpHC8cghNEOlQjeDNlqlXYf6Nc+lg5Xj5TGQ3N6m526W7NtEqtdjQlepIc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1778346923; c=relaxed/simple; bh=S5Cdyt+p/SOGx34N2smaF9zzLqqtMt2KJjW8qxnGJIE=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=g35SriQRT94yTp+qOdwn+/0NLAn0e+qMlfHfJVzkisNkq6e4/QGbrVUD7qKD3N1kVEImGfjxCdMXSkVb1zqnwn4llHvvaAMU1OQxYr5FowWwSGR2mFtcqTFl9lRfRt97AuYEQO9VG6HKpgddKPxFbcq59wfG28/QXgNavSAY0EI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=SG5beYwy; arc=none smtp.client-ip=209.85.216.44 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="SG5beYwy" Received: by mail-pj1-f44.google.com with SMTP id 98e67ed59e1d1-365eecc5885so2932799a91.0 for ; Sat, 09 May 2026 10:15:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1778346921; x=1778951721; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=uebQIdzQC/HN1gjwgHJ6dq2PNHrqOwamsOYDUAMWqoQ=; b=SG5beYwy8NE9PIZO/rBluIzi9hs57q60s38YlaSlZU62CfH/wZOQ4XO3EzM0yiqcdx fcMnzbj5MBKGlX+AmGFUaiJpxzPItioCQRg4Z9jxNgMLgHJG0KW/kwyoj1OQIhi7U2Tn cNq5q3R7GUjtz1bqQFlpn5oDJiWUTpWmmCbM65I4zgFWiZFg3egwzvqPyT6DJ20VR+dR QVpqshS8KJD1onjwJvZqPIOwSU3PyWXBI3EjmXXpJPqU7ipx56ZXp3YieozrZloZqA08 DsngfRLW+gYYe6da7e2ZgUQkRM25BcxhWYaCxHhe4q2r0DIgYwNZ3hyFR8j1ViHCj7mQ 60ng== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1778346921; x=1778951721; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=uebQIdzQC/HN1gjwgHJ6dq2PNHrqOwamsOYDUAMWqoQ=; b=LKtlMob5dzUvbhx+IduVKhyATaUz3ma7b9rV6n4zcz3TZTaV07E/pfSEBcCHlzuvHN litZYmjyBEDXtFQstBYN2Mq/wvp7dk3tmy0+Ojmwr2E/uyidd4rki3cgtBotIw8vo2ez o/wSwxP8GypJOBC7s2gMO2elrzA26+UYlTh7763nwS3N4yBbOBK6NJ8wICofMiPtyv6M X0D7O+sE3q5vDpel+xlZpsFGIqD45YHZmWwOyYympR+xcnkZ6tRmKfekSUMNWEP90TqK SzpCJYjMpzHcsuumRwflkNM6OEcrc04F3dKJ7gTc7biEkpRMh/Mp22G8DT8lfgHwqTAu 0Qzg== X-Forwarded-Encrypted: i=1; AFNElJ/MLQndLKfPq2nBVo16FgjCInhWl6aoog5HYLStn/6pChg/zBLItIUdfASYO0qeN6HHom4XddOBpxc=@vger.kernel.org X-Gm-Message-State: AOJu0Yw5r+CTrZKamy10q5xRcIu/xU++WWLuz3934wH/OO/cBVC3iNSu pxpIYvYtdzcg64sTVzu1gTRBWoIUR3INryvSYEHshVKez8xG3g/FK26F X-Gm-Gg: Acq92OGGtFsCFNcRmRSvskdsZKbRXxfuC60WY23MFGL7HA7a+APKBSlWcu7NKC1iIni jlsJEwEd0c4IydNrDOqSTJC0AgQ4P72hSEs8eRJxITR29c3o/Mu+2jp3lVFOWo1tvrGlab8np90 D+kTd7tnezK/6teACcZt4wfTfWRUORz6bkfvkrHCwBXFZIPV+ZFOwrtITkjA7v2N0+Pj1//LNtk cwB2St5kJK937JU/irqWuQ6RjaYbFWGDqGkdgw86pvgPf9RLRlUoUwMQ9t2slCzDpZNrmCefKs8 VAQa81KHJOs6sC1SxAWSRS7V7cvBblBHafpGNz3GIrSSxuTEsrb4dZmbH9/Fzs9U4ie9PCyE1Ny ru5/YeuAYO5vtlXQ9TW01OgbbPqouiFmvjhoRkHQMZetezb5Hwh2S9lZL84YyZR0sFDw03gyMwm bCTn8Wa5Br9+53fR4Bo5iDFoBgvrVN0igbycXH4LwIel8lNBcSfXE= X-Received: by 2002:a17:90b:3c12:b0:367:c442:3f20 with SMTP id 98e67ed59e1d1-367d4868f57mr3377499a91.19.1778346921307; Sat, 09 May 2026 10:15:21 -0700 (PDT) Received: from localhost.localdomain ([2405:201:d008:80b:a00:27ff:feb6:42dd]) by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-367be3daafesm1267518a91.8.2026.05.09.10.15.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 09 May 2026 10:15:20 -0700 (PDT) From: Pramod Maurya To: jic23@kernel.org Cc: pramod.nexgen@gmail.com, David Lechner , =?UTF-8?q?Nuno=20S=C3=A1?= , Andy Shevchenko , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michal Simek , Lars-Peter Clausen , linux-iio@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH] dt-bindings: iio: adc: Convert xilinx-xadc bindings to YAML schema Date: Sat, 9 May 2026 13:14:47 -0400 Message-ID: <20260509171453.45844-1-pramod.nexgen@gmail.com> X-Mailer: git-send-email 2.52.0 Precedence: bulk X-Mailing-List: linux-iio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Convert the Xilinx XADC and UltraScale System Monitor device tree binding from the legacy plain-text format to a YAML schema, enabling automated validation with dt-schema. The new binding covers the same hardware and compatible strings: - xlnx,zynq-xadc-1.00.a (ZYNQ hardmacro) - xlnx,axi-xadc-1.00.a (AXI softmacro) - xlnx,system-management-wiz-1.3 (UltraScale System Management Wizard) Signed-off-by: Pramod Maurya --- .../bindings/iio/adc/xilinx-xadc.txt | 141 ------------- .../bindings/iio/adc/xlnx,xadc.yaml | 191 ++++++++++++++++++ MAINTAINERS | 7 + 3 files changed, 198 insertions(+), 141 deletions(-) delete mode 100644 Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt create mode 100644 Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml diff --git a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt b/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt deleted file mode 100644 index f42e18078376..000000000000 --- a/Documentation/devicetree/bindings/iio/adc/xilinx-xadc.txt +++ /dev/null @@ -1,141 +0,0 @@ -Xilinx XADC device driver - -This binding document describes the bindings for the Xilinx 7 Series XADC as well -as the UltraScale/UltraScale+ System Monitor. - -The Xilinx XADC is an ADC that can be found in the Series 7 FPGAs from Xilinx. -The XADC has a DRP interface for communication. Currently two different -frontends for the DRP interface exist. One that is only available on the ZYNQ -family as a hardmacro in the SoC portion of the ZYNQ. The other one is available -on all series 7 platforms and is a softmacro with a AXI interface. This binding -document describes the bindings for both of them since the bindings are very -similar. - -The Xilinx System Monitor is an ADC that is found in the UltraScale and -UltraScale+ FPGAs from Xilinx. The System Monitor provides a DRP interface for -communication. Xilinx provides a standard IP core that can be used to access the -System Monitor through an AXI interface in the FPGA fabric. This IP core is -called the Xilinx System Management Wizard. This document describes the bindings -for this IP. - -Required properties: - - compatible: Should be one of - * "xlnx,zynq-xadc-1.00.a": When using the ZYNQ device - configuration interface to interface to the XADC hardmacro. - * "xlnx,axi-xadc-1.00.a": When using the axi-xadc pcore to - interface to the XADC hardmacro. - * "xlnx,system-management-wiz-1.3": When using the - Xilinx System Management Wizard fabric IP core to access the - UltraScale and UltraScale+ System Monitor. - - reg: Address and length of the register set for the device - - interrupts: Interrupt for the XADC control interface. - - clocks: When using the ZYNQ this must be the ZYNQ PCAP clock, - when using the axi-xadc or the axi-system-management-wizard this must be - the clock that provides the clock to the AXI bus interface of the core. - -Optional properties: - - xlnx,external-mux: - * "none": No external multiplexer is used, this is the default - if the property is omitted. - * "single": External multiplexer mode is used with one - multiplexer. - * "dual": External multiplexer mode is used with two - multiplexers for simultaneous sampling. - - xlnx,external-mux-channel: Configures which pair of pins is used to - sample data in external mux mode. - Valid values for single external multiplexer mode are: - 0: VP/VN - 1: VAUXP[0]/VAUXN[0] - 2: VAUXP[1]/VAUXN[1] - ... - 16: VAUXP[15]/VAUXN[15] - Valid values for dual external multiplexer mode are: - 1: VAUXP[0]/VAUXN[0] - VAUXP[8]/VAUXN[8] - 2: VAUXP[1]/VAUXN[1] - VAUXP[9]/VAUXN[9] - ... - 8: VAUXP[7]/VAUXN[7] - VAUXP[15]/VAUXN[15] - - This property needs to be present if the device is configured for - external multiplexer mode (either single or dual). If the device is - not using external multiplexer mode the property is ignored. - - xnlx,channels: List of external channels that are connected to the ADC - Required properties: - * #address-cells: Should be 1. - * #size-cells: Should be 0. - - The child nodes of this node represent the external channels which are - connected to the ADC. If the property is no present no external - channels will be assumed to be connected. - - Each child node represents one channel and has the following - properties: - Required properties: - * reg: Pair of pins the channel is connected to. - 0: VP/VN - 1: VAUXP[0]/VAUXN[0] - 2: VAUXP[1]/VAUXN[1] - ... - 16: VAUXP[15]/VAUXN[15] - Note each channel number should only be used at most - once. - Optional properties: - * xlnx,bipolar: If set the channel is used in bipolar - mode. - - -Examples: - xadc@f8007100 { - compatible = "xlnx,zynq-xadc-1.00.a"; - reg = <0xf8007100 0x20>; - interrupts = <0 7 4>; - interrupt-parent = <&gic>; - clocks = <&pcap_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - }; - channel@1 { - reg = <1>; - }; - channel@8 { - reg = <8>; - }; - }; - }; - - xadc@43200000 { - compatible = "xlnx,axi-xadc-1.00.a"; - reg = <0x43200000 0x1000>; - interrupts = <0 53 4>; - interrupt-parent = <&gic>; - clocks = <&fpga1_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - xlnx,bipolar; - }; - }; - }; - - adc@80000000 { - compatible = "xlnx,system-management-wiz-1.3"; - reg = <0x80000000 0x1000>; - interrupts = <0 81 4>; - interrupt-parent = <&gic>; - clocks = <&fpga1_clk>; - - xlnx,channels { - #address-cells = <1>; - #size-cells = <0>; - channel@0 { - reg = <0>; - xlnx,bipolar; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml b/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml new file mode 100644 index 000000000000..86bdc4920cdb --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml @@ -0,0 +1,191 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/iio/adc/xlnx,xadc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx XADC and UltraScale System Monitor + +maintainers: + - Lars-Peter Clausen + +description: | + The Xilinx XADC is an ADC found in the Series 7 FPGAs. It has a DRP + (Dynamic Reconfiguration Port) interface for communication. Two different + frontends for the DRP interface are supported: + + - ZYNQ hardmacro: available only on the ZYNQ family as a hardmacro in + the SoC portion of the ZYNQ device. + - AXI softmacro: available on all Series 7 platforms as a softmacro + with an AXI interface (PG019). + + The Xilinx System Monitor is an ADC found in UltraScale and UltraScale+ + FPGAs. It is accessed through the Xilinx System Management Wizard IP core + via an AXI interface in the FPGA fabric. + +properties: + compatible: + enum: + - xlnx,zynq-xadc-1.00.a + - xlnx,axi-xadc-1.00.a + - xlnx,system-management-wiz-1.3 + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + description: | + When using the ZYNQ this must be the ZYNQ PCAP clock. + When using the axi-xadc or system-management-wiz this must be + the clock that provides the clock to the AXI bus interface. + maxItems: 1 + + xlnx,external-mux: + $ref: /schemas/types.yaml#/definitions/string + description: | + Selects the external multiplexer mode. + enum: + - none + - single + - dual + + xlnx,external-mux-channel: + $ref: /schemas/types.yaml#/definitions/uint32 + description: | + Configures which pair of pins is used to sample data in external + multiplexer mode. This property is required when the device is + configured for external multiplexer mode. + + Valid values for single external multiplexer mode: + 0: VP/VN + 1-16: VAUXP[0]/VAUXN[0] through VAUXP[15]/VAUXN[15] + + Valid values for dual external multiplexer mode: + 1: VAUXP[0]/VAUXN[0] - VAUXP[8]/VAUXN[8] + 2: VAUXP[1]/VAUXN[1] - VAUXP[9]/VAUXN[9] + ... + 8: VAUXP[7]/VAUXN[7] - VAUXP[15]/VAUXN[15] + minimum: 0 + maximum: 16 + + xlnx,channels: + type: object + description: + List of external channels connected to the ADC. If this property is + absent, no external channels are assumed to be connected. + + properties: + '#address-cells': + const: 1 + + '#size-cells': + const: 0 + + patternProperties: + "^channel@([0-9]|1[0-6])$": + type: object + description: + Represents an external channel connected to the ADC. + + properties: + reg: + description: | + Pair of pins the channel is connected to. + 0: VP/VN + 1: VAUXP[0]/VAUXN[0] + 2: VAUXP[1]/VAUXN[1] + ... + 16: VAUXP[15]/VAUXN[15] + minimum: 0 + maximum: 16 + + xlnx,bipolar: + $ref: /schemas/types.yaml#/definitions/flag + type: boolean + description: + If set, the channel is used in bipolar mode. + + required: + - reg + + additionalProperties: false + + required: + - '#address-cells' + - '#size-cells' + + additionalProperties: false + +required: + - compatible + - reg + - interrupts + - clocks + +additionalProperties: false + +examples: + - | + /* ZYNQ hardmacro example */ + adc@f8007100 { + compatible = "xlnx,zynq-xadc-1.00.a"; + reg = <0xf8007100 0x20>; + interrupts = <0 7 4>; + interrupt-parent = <&gic>; + clocks = <&pcap_clk>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + channel@0 { + reg = <0>; + }; + channel@1 { + reg = <1>; + }; + channel@8 { + reg = <8>; + }; + }; + }; + + - | + /* AXI softmacro example */ + adc@43200000 { + compatible = "xlnx,axi-xadc-1.00.a"; + reg = <0x43200000 0x1000>; + interrupts = <0 53 4>; + interrupt-parent = <&gic>; + clocks = <&fpga1_clk>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + channel@0 { + reg = <0>; + xlnx,bipolar; + }; + }; + }; + + - | + /* UltraScale System Management Wizard example */ + adc@80000000 { + compatible = "xlnx,system-management-wiz-1.3"; + reg = <0x80000000 0x1000>; + interrupts = <0 81 4>; + interrupt-parent = <&gic>; + clocks = <&fpga1_clk>; + + xlnx,channels { + #address-cells = <1>; + #size-cells = <0>; + channel@0 { + reg = <0>; + xlnx,bipolar; + }; + }; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 2fb1c75afd16..9b107057ad8c 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -29226,6 +29226,13 @@ F: Documentation/devicetree/bindings/watchdog/xlnx,xps-timebase-wdt.yaml F: drivers/watchdog/of_xilinx_wdt.c F: drivers/watchdog/xilinx_wwdt.c +XILINX XADC DRIVER +M: Lars-Peter Clausen +L: linux-iio@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/iio/adc/xlnx,xadc.yaml +F: drivers/iio/adc/xilinx-xadc* + XILINX XDMA DRIVER M: Lizhi Hou M: Brian Xu -- 2.52.0