From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lr2-f12.google.com (mail-lr2-f12.google.com [74.125.230.76]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3645C4F96C1 for ; Mon, 21 Sep 2026 18:31:39 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.230.76 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790015500; cv=none; b=J8ag+qP4QTb7IOhKusE3XkAO/BbN4PyJIkL1n3B9sNyta2Uh2WCtzgU/pcXtu3H++eL9bKepP+GuBXXaypoaxPa7BQS0nw5qQvUKCFwHaG3sm9FOXqsgWU+8iwbykejvHoy/q7ji0joRxGjkFkc4U0LRYZsFMOGp0rAEnAeVymY= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790015500; c=relaxed/simple; bh=XEU3X6TrPs6UzvTqsbHKRzxHg0PLadxing8itj7f4nw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=dIrNjYcANSUnRNtmMMLh0GWPoNwLb0ZLD1gRhFu/SJC2D3XKQvRqAeOid9+vEKXaAGdBnRlgyDgKLo0w6ca10Px0xriV93NG3knCCa1ePb6xgJVHZNz+pTdsZV8tePBiW0SHOwAoyHYgPmR6WWv87gFslHRnROkNqRPjGqINJFg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=cegrOKc2; arc=none smtp.client-ip=74.125.230.76 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="cegrOKc2" Received: by mail-lr2-f12.google.com with SMTP id 38308e7fff4ca-3a2ff176d5bso27139351fa.2 for ; Mon, 21 Sep 2026 11:31:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790015497; x=1790620297; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=OfR3YrnGEF1eVDtqqFJbMom6dYue/Q5AxIRNa4I1fXg=; b=cegrOKc26pwraiUOJ/KxqyikJ1qAhhFe7sTYMj3m4iCSg0MDk8n88bs7lWGVl4MLqF rgK7U1QQUqG8C6K2Hw8C4qKna3hZZ0b2UiyvoP7FabW394o6k9e6sUh/t8syn2o2Rbds nshCTL36TlEuSc0CGeADLDjPgu3Jjz1TKCp+cugEwG/YzzPWSVyCfvN4UlDr6zG2U8YX 4Fwin/+kGP7SDnv0O5cjAiF+ichBsmYlMphI+3spvKW1ySKZIzIyyfbJu8X1shDTy7ms cjSfYBjCYiFkjevf47IQZsjggsM0BhGB7VPXd9qge/5BljeATNSBemE7u4eUdMQ6pQhv R2Iw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790015497; x=1790620297; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=OfR3YrnGEF1eVDtqqFJbMom6dYue/Q5AxIRNa4I1fXg=; b=u1ShSVjekY2KjHG1Xwnqu0xlIGZgYqB7YiQIzPSOiLiVox/De/K/i+ZMTs2tYGVTPU dTa9l6BVnpQPi8jJZ+IJ2PtSobIabVFLc5SCSVvV07WaE2vznVq1dxaOWE16Tv6tDdk3 +nr2CmyR4aXHZUCyrktlADZ66mokGZfvtNNAVHU748ShX1GSWb1xjzbXuzf84Ig6794o o57Rf/rLpipSiZU6493UTvVCUSPPnPnrwyMLO82Nup15uF1pH6acJwm6U/gqgJrAecS1 VRoVdDFVSBd3hNPobk3eoUO+FlJElk3ECz+m637/jNv0QwioGDs07Fyld83p8+LtWuMY ZKZw== X-Gm-Message-State: AFuF++nANkVFEmzFsNwm0SankHzzzqv37j+kn5PbrC+g/Gpeao4Y/Bt9 SrE54YGV/o/Dv9yfvoeGjcWwj0XbckR5tUcEvLmw75NeT92LuYz12u80 X-Gm-Gg: AYBFou3tBf3S9f/U1L/3mrEFORABs9TCMTlA13mK6MvoTJD6yNcjuYTHrFJ2aDdcFn5 wYbaaHO8kkVmpdZbBiar7bgSdffyzn9mRgFCdjpo1z5y5uzc/R1I6qRwXjwx7lOc5DTXzNfFlO8 irVCDMqAzdUPIDfdayFKB6suwtjHwd2WiMP0OQ4P489y952HSa7zseaZwLgiU/rGDV0FioCL0Zp w7EzslISqg02l4c17kXY7UVV/oLM1pFaRFjWOwPw3hnyQ4GtUBqwGg+nD0P4XwI3b3ahbxA8OrD Kprxb4SHh/AzKswiIrBQKqDrjejR2bMWmoea1n5W8reoS5/+gqRPfJ4ubKQSTGStWKc8cuk2/OQ xAo9t4cIPd1svq5I+eq5d9Zab/473ijlmu8SY0AAf6Z3a4/166D47sVnPUEK5GLrnTchUiYc12d 7B1KgUCH2ZwQtMb9nfZWweAtVvJhEEVcXmejeCSt1o4i+2mnevR8rRDZjVg3E8zy79oMF2AYMaF eejmIyuucWMaimEGcICJC/vZKyYwbla66YtfSOCino5QI/CkpI3t8s7wZioUA8OSfX/vQ== X-Received: by 2002:a05:651c:1b0f:b0:39b:3e32:4a58 with SMTP id 38308e7fff4ca-3a5fbf10e6bmr21808141fa.10.1790015497115; Mon, 21 Sep 2026 11:31:37 -0700 (PDT) Received: from yantra.. (dsl-trebng21-58c187-236.dhcp.inet.fi. [88.193.135.236]) by smtp.gmail.com with ESMTPSA id 38308e7fff4ca-3a60761e5d6sm24260141fa.29.2026.09.21.11.31.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 11:31:36 -0700 (PDT) From: Rupesh Majhi To: Andy Shevchenko , Bill Wendling , David Lechner , Eddie James , Joel Stanley , Jonathan Cameron , Justin Stitt , Nathan Chancellor , Nick Desaulniers , =?UTF-8?q?Nuno=20S=C3=A1?= Cc: linux-iio@vger.kernel.org, linux-kernel@vger.kernel.org, llvm@lists.linux.dev, Rupesh Majhi , stable@vger.kernel.org Subject: [PATCH v8 01/10] iio: pressure: dps310: fix CFG_REG bit definitions Date: Mon, 21 Sep 2026 21:31:23 +0300 Message-ID: <20260921183132.233136-2-zoone.rupert@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260921183132.233136-1-zoone.rupert@gmail.com> References: <20260921183132.233136-1-zoone.rupert@gmail.com> Precedence: bulk X-Mailing-List: linux-iio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Driver defines them as BIT(4), BIT(5) and BIT(6). Per datasheet P_SHIFT is bit 2, FIFO_EN is bit 1 and SPI_MODE is bit 0. Only P_SHIFT has a user. dps310_set_pres_precision() sets it at oversampling 16 or above, so with wrong bit the result register is never shifted and stops matching the scale factor compensation divides by. in_pressure_input returns -ERANGE at oversampling 16, 32 and 64. FIFO_EN needed by FIFO support later in this series. Fixes: ba6ec48e76bc ("iio: Add driver for Infineon DPS310") Fixes: d711a3c7dc82 ("iio: dps310: Add pressure sensing capability") Cc: stable@vger.kernel.org Assisted-by: LLM Signed-off-by: Rupesh Majhi --- drivers/iio/pressure/dps310.c | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/drivers/iio/pressure/dps310.c b/drivers/iio/pressure/dps310.c index 45bdb8c7670f..35260b399390 100644 --- a/drivers/iio/pressure/dps310.c +++ b/drivers/iio/pressure/dps310.c @@ -50,9 +50,9 @@ #define DPS310_CFG_REG 0x09 #define DPS310_INT_HL BIT(7) #define DPS310_TMP_SHIFT_EN BIT(3) -#define DPS310_PRS_SHIFT_EN BIT(4) -#define DPS310_FIFO_EN BIT(5) -#define DPS310_SPI_EN BIT(6) +#define DPS310_PRS_SHIFT_EN BIT(2) +#define DPS310_FIFO_EN BIT(1) +#define DPS310_SPI_EN BIT(0) #define DPS310_RESET 0x0c #define DPS310_RESET_MAGIC 0x09 #define DPS310_COEF_BASE 0x10 -- 2.43.0