From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f45.google.com (mail-wr1-f45.google.com [209.85.221.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C3D3E37F8AE for ; Tue, 17 Mar 2026 18:46:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773773216; cv=none; b=uOjV6Ee37andt019cZ/TlRfyltEXVhf+BuHOhIsValnNe+KHALdebrl7ZzFghqVFsJ2yCHYEILTCNNph4pBpJ+aCoObUYCwqH3s5yLJ+naOwFPfkm1reo4cD3qXyX+iW/9zny2OlQwktwPep2B/pRoIo+fMPJ8S0hPKlDnetFYc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1773773216; c=relaxed/simple; bh=afZ1HjrfXvsRlWddGdki+RptwDdRc2stJrbXSWL55Cw=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=NbCGkOIYpekBo4m9jWSZiMXgYlUCIlLoRtq0OZn8cbywsEBhx34C3CdfGHb0U+B//LYY5jUw8tlb7bPdTVHL9K3YPjbpJi8Ec/YLbkn9yto7Fd+pxI9l/VNeHl6Z2X94a1ti/Un0JIzme3yAFkeK4EwRax1gPLCiEMpbfXYYY/c= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=UCTmha8R; arc=none smtp.client-ip=209.85.221.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="UCTmha8R" Received: by mail-wr1-f45.google.com with SMTP id ffacd0b85a97d-439b9b190easo4406705f8f.2 for ; Tue, 17 Mar 2026 11:46:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1773773213; x=1774378013; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jITvgy6W9V0ZjL2HN2g4X8oAqibIQBDVRpwgqXTuyEY=; b=UCTmha8RXT+l/dq+2HQIDKZ8f81z6gBmvnnHsa27pyv380ihntJPtShtwKOO0910sg 4DTj4yK8VEC+mNOsnaY++bCQFA+ISkbkRjj8P8SFSZCHI8kw8N2PziTHA7BUhFvnrFnm XJr60wWWuTZfAZW6Ik5wttXh75beqwZ9pj6DTZkvqY+895UBZWuy35cJjwFb+cbZjNeP hf1Fhgonj3K4SnBlJpNev8Y5uSbDDRByv73rvkVaj0I02TNRm8g21+LXZNE6Kf3K3blE e1i26Em4CvG4dMq3e32BB2Rz3newWMEU2dmD9o9Y16IvPtX1vqa7HOANpNH4uuJq+c3Q AslQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1773773213; x=1774378013; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=jITvgy6W9V0ZjL2HN2g4X8oAqibIQBDVRpwgqXTuyEY=; b=Kib0Q3gVhxhmcIdwnlJmoQxIiJYk/Rp8lGjuL123dZRmH/PZJ0XR+Ne9IWHbMlSUMM zl3cmTaUziJZfvFBe4AC01VveECQ5/juS27bSC0S4XU9jFnX50mbrDg5abOWIORW6bpG K4cRLcveWu6KPXLLq/Am9vmMdnfu95ULB8YQb/KuZoIzmjqaoQ4OiMRAPankqWz8OWBz 0q3SOYSzDxj+tHLt8ZkrJGy/OONNk9j6G9j0mlIxbQz0orrKC8SRVNp9iK/7tGX+VW2E 6KjlMRivmS3V0Ojg2cNRpk7rhZFlsIupRSHjn76sxYx8d29wfLgMJku0JGQYcCh5V2c8 w8Ew== X-Forwarded-Encrypted: i=1; AJvYcCVsWweQP9M0Easqd/ChCiPIgQjkARZxEIJustNKouj4V/PGNsaa7wAVGYqHsM2QoA/y49MxfR7l4zgRBQ==@vger.kernel.org X-Gm-Message-State: AOJu0YyrGdUze83vlXi3E52FDNehj7eR9yfv30ZSFSOiUfd2KW453u6o YYWP+6a6Ro0AoRQu01RpLYuGxvd5iT/5iZq0w3h5nfXQR1VeFni7eb1A X-Gm-Gg: ATEYQzxr2v/qInTn5+avDoRs1ezpL2DoaRioN3SC1JsXcLJ/98Io6kkgzSPo+3IhIt5 B8cvLmVQ8V+NoXetvXH41wMcLDiqXcJ62v4aru17C74g10BzixnlavK1bjlqsyuZQzL6utTjPph NxOija49sJexNObAyHcukE/mhDohts51LijMr7IcGIM9tXEQsLAGT75805R+UOYdvB3S6BGIyzF UOlLoajAC54jOvcYQv/K8a8p7dj3vqT7tGVpPpBGtkYId0YxwPSYTuDY5QJ6xTNVKJWM4E3kGAA LF0FxhBdVPcv/iT9s9e4V78HRU9PqeUm/ESQBdot7WZCGSraQy2Eh3wo1eo/zHS3HeUMI3BjDJe 3ni/mA/bVR+ND/LCaGfdjD5MsBPGuBLd8VtMswHNPfjiVuzjoEhn6Fw4jH7YhhjUSMlIZQJ3hRO DeMsBNK2chOt1Gk8A2NRh6RnU2j01s9w== X-Received: by 2002:a05:600c:198c:b0:483:7980:4687 with SMTP id 5b1f17b1804b1-486f457232dmr11127115e9.17.1773773212953; Tue, 17 Mar 2026 11:46:52 -0700 (PDT) Received: from luca-vm.lan ([154.61.61.58]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-486f4ba760esm102725e9.24.2026.03.17.11.46.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 17 Mar 2026 11:46:52 -0700 (PDT) From: Luca Leonardo Scorcia To: linux-mediatek@lists.infradead.org Cc: Luca Leonardo Scorcia , Dmitry Torokhov , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Sen Chu , Sean Wang , Macpaul Lin , Lee Jones , Matthias Brugger , AngeloGioacchino Del Regno , Linus Walleij , Liam Girdwood , Mark Brown , Gary Bisson , Julien Massot , Louis-Alexis Eyraud , Val Packett , Fabien Parent , Chen Zhong , linux-input@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-gpio@vger.kernel.org Subject: [PATCH v3 8/9] pinctrl: mediatek: mt6397: Add support for MT6392 variant Date: Tue, 17 Mar 2026 18:43:11 +0000 Message-ID: <20260317184507.523060-9-l.scorcia@gmail.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260317184507.523060-1-l.scorcia@gmail.com> References: <20260317184507.523060-1-l.scorcia@gmail.com> Precedence: bulk X-Mailing-List: linux-input@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add support for the MT6392 pinctrl device, which is very similar to MT6397 with a handful of different property values and its own pins definition. Update the MT6397 driver to retrieve device data from the match table and use it for driver init. Signed-off-by: Luca Leonardo Scorcia --- drivers/pinctrl/mediatek/pinctrl-mt6397.c | 37 ++++++++++- drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h | 64 +++++++++++++++++++ 2 files changed, 99 insertions(+), 2 deletions(-) create mode 100644 drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h diff --git a/drivers/pinctrl/mediatek/pinctrl-mt6397.c b/drivers/pinctrl/mediatek/pinctrl-mt6397.c index 03d0f65d7bcc..8ba02e70595c 100644 --- a/drivers/pinctrl/mediatek/pinctrl-mt6397.c +++ b/drivers/pinctrl/mediatek/pinctrl-mt6397.c @@ -12,10 +12,32 @@ #include #include "pinctrl-mtk-common.h" +#include "pinctrl-mtk-mt6392.h" #include "pinctrl-mtk-mt6397.h" #define MT6397_PIN_REG_BASE 0xc000 +static const struct mtk_pinctrl_devdata mt6392_pinctrl_data = { + .pins = mtk_pins_mt6392, + .npins = ARRAY_SIZE(mtk_pins_mt6392), + .dir_offset = (MT6397_PIN_REG_BASE + 0x000), + .ies_offset = MTK_PINCTRL_NOT_SUPPORT, + .smt_offset = MTK_PINCTRL_NOT_SUPPORT, + .pullen_offset = (MT6397_PIN_REG_BASE + 0x020), + .pullsel_offset = (MT6397_PIN_REG_BASE + 0x040), + .dout_offset = (MT6397_PIN_REG_BASE + 0x080), + .din_offset = (MT6397_PIN_REG_BASE + 0x0a0), + .pinmux_offset = (MT6397_PIN_REG_BASE + 0x0c0), + .type1_start = 7, + .type1_end = 7, + .port_shf = 3, + .port_mask = 0x3, + .port_align = 2, + .mode_mask = 0xf, + .mode_per_reg = 5, + .mode_shf = 4, +}; + static const struct mtk_pinctrl_devdata mt6397_pinctrl_data = { .pins = mtk_pins_mt6397, .npins = ARRAY_SIZE(mtk_pins_mt6397), @@ -40,13 +62,24 @@ static const struct mtk_pinctrl_devdata mt6397_pinctrl_data = { static int mt6397_pinctrl_probe(struct platform_device *pdev) { struct mt6397_chip *mt6397; + const struct mtk_pinctrl_devdata *data; + + data = device_get_match_data(&pdev->dev); + if (!data) + return -ENOENT; mt6397 = dev_get_drvdata(pdev->dev.parent); - return mtk_pctrl_init(pdev, &mt6397_pinctrl_data, mt6397->regmap); + return mtk_pctrl_init(pdev, data, mt6397->regmap); } static const struct of_device_id mt6397_pctrl_match[] = { - { .compatible = "mediatek,mt6397-pinctrl", }, + { + .compatible = "mediatek,mt6392-pinctrl", + .data = &mt6392_pinctrl_data + }, { + .compatible = "mediatek,mt6397-pinctrl", + .data = &mt6397_pinctrl_data + }, { } }; diff --git a/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h new file mode 100644 index 000000000000..e7241af28fdb --- /dev/null +++ b/drivers/pinctrl/mediatek/pinctrl-mtk-mt6392.h @@ -0,0 +1,64 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef __PINCTRL_MTK_MT6392_H +#define __PINCTRL_MTK_MT6392_H + +#include +#include "pinctrl-mtk-common.h" + +static const struct mtk_desc_pin mtk_pins_mt6392[] = { + MTK_PIN(PINCTRL_PIN(0, "INT"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO0"), + MTK_FUNCTION(1, "INT"), + MTK_FUNCTION(5, "TEST_CK2"), + MTK_FUNCTION(6, "TEST_IN1"), + MTK_FUNCTION(7, "TEST_OUT1") + ), + MTK_PIN(PINCTRL_PIN(1, "SRCLKEN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO1"), + MTK_FUNCTION(1, "SRCLKEN"), + MTK_FUNCTION(5, "TEST_CK0"), + MTK_FUNCTION(6, "TEST_IN2"), + MTK_FUNCTION(7, "TEST_OUT2") + ), + MTK_PIN(PINCTRL_PIN(2, "RTC_32K1V8"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO2"), + MTK_FUNCTION(1, "RTC_32K1V8"), + MTK_FUNCTION(5, "TEST_CK1"), + MTK_FUNCTION(6, "TEST_IN3"), + MTK_FUNCTION(7, "TEST_OUT3") + ), + MTK_PIN(PINCTRL_PIN(3, "SPI_CLK"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO3"), + MTK_FUNCTION(1, "SPI_CLK") + ), + MTK_PIN(PINCTRL_PIN(4, "SPI_CSN"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO4"), + MTK_FUNCTION(1, "SPI_CSN") + ), + MTK_PIN(PINCTRL_PIN(5, "SPI_MOSI"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO5"), + MTK_FUNCTION(1, "SPI_MOSI") + ), + MTK_PIN(PINCTRL_PIN(6, "SPI_MISO"), + NULL, "mt6392", + MTK_EINT_FUNCTION(NO_EINT_SUPPORT, NO_EINT_SUPPORT), + MTK_FUNCTION(0, "GPIO6"), + MTK_FUNCTION(1, "SPI_MISO"), + MTK_FUNCTION(6, "TEST_IN4"), + MTK_FUNCTION(7, "TEST_OUT4") + ), +}; + +#endif /* __PINCTRL_MTK_MT6392_H */ -- 2.43.0