From: Archit Taneja <architt@codeaurora.org>
To: Enric Balletbo i Serra <enric.balletbo@collabora.com>,
inki.dae@samsung.com, thierry.reding@gmail.com,
hjc@rock-chips.com, seanpaul@chromium.org, airlied@linux.ie,
tfiga@chromium.org, heiko@sntech.de
Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org,
Laurent.pinchart@ideasonboard.com, ykk@rock-chips.com,
"Kristian H . Kristensen" <hoegsberg@chromium.org>,
kernel@collabora.com, m.szyprowski@samsung.com,
linux-samsung-soc@vger.kernel.org, rydberg@bitmath.org,
krzk@kernel.org, linux-rockchip@lists.infradead.org,
kgene@kernel.org, linux-input@vger.kernel.org,
orjan.eide@arm.com, wxt@rock-chips.com,
jeffy.chen@rock-chips.com, linux-arm-kernel@lists.infradead.org,
mark.yao@rock-chips.com, wzz@rock-chips.com, hl@rock-chips.com,
jingoohan1@gmail.com, sw0312.kim@samsung.com,
dianders@chromium.org, kyungmin.park@samsung.com,
kuankuan.y@gmail.com, hshi@chromium.org
Subject: Re: [PATCH v5 16/36] drm/bridge: analogix_dp: Check dpcd write/read status
Date: Wed, 14 Mar 2018 11:49:17 +0530 [thread overview]
Message-ID: <216ddbe8-c044-e6e8-115a-69b5c2985a8e@codeaurora.org> (raw)
In-Reply-To: <20180309222327.18689-17-enric.balletbo@collabora.com>
On Saturday 10 March 2018 03:53 AM, Enric Balletbo i Serra wrote:
> From: Lin Huang <hl@rock-chips.com>
>
> We need to check the dpcd write/read return value to see whether the
> write/read was successful
>
Reviewed-by: Archit Taneja <architt@codeaurora.org>
Thanks,
Archit
> Cc: Kristian H. Kristensen <hoegsberg@chromium.org>
> Signed-off-by: Lin Huang <hl@rock-chips.com>
> Signed-off-by: zain wang <wzz@rock-chips.com>
> Signed-off-by: Douglas Anderson <dianders@chromium.org>
> Signed-off-by: Sean Paul <seanpaul@chromium.org>
> Signed-off-by: Thierry Escande <thierry.escande@collabora.com>
> Reviewed-by: Andrzej Hajda <a.hajda@samsung.com>
> Signed-off-by: Enric Balletbo i Serra <enric.balletbo@collabora.com>
> Tested-by: Marek Szyprowski <m.szyprowski@samsung.com>
> ---
>
> drivers/gpu/drm/bridge/analogix/analogix_dp_core.c | 169 ++++++++++++++++-----
> 1 file changed, 127 insertions(+), 42 deletions(-)
>
> diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
> index 1eed35f9eb8d..be6eddd0d0a7 100644
> --- a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
> +++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
> @@ -160,80 +160,137 @@ int analogix_dp_disable_psr(struct analogix_dp_device *dp)
> }
> EXPORT_SYMBOL_GPL(analogix_dp_disable_psr);
>
> -static bool analogix_dp_detect_sink_psr(struct analogix_dp_device *dp)
> +static int analogix_dp_detect_sink_psr(struct analogix_dp_device *dp)
> {
> unsigned char psr_version;
> + int ret;
> +
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_PSR_SUPPORT, &psr_version);
> + if (ret != 1) {
> + dev_err(dp->dev, "failed to get PSR version, disable it\n");
> + return ret;
> + }
>
> - drm_dp_dpcd_readb(&dp->aux, DP_PSR_SUPPORT, &psr_version);
> dev_dbg(dp->dev, "Panel PSR version : %x\n", psr_version);
>
> - return (psr_version & DP_PSR_IS_SUPPORTED) ? true : false;
> + dp->psr_enable = (psr_version & DP_PSR_IS_SUPPORTED) ? true : false;
> +
> + return 0;
> }
>
> -static void analogix_dp_enable_sink_psr(struct analogix_dp_device *dp)
> +static int analogix_dp_enable_sink_psr(struct analogix_dp_device *dp)
> {
> unsigned char psr_en;
> + int ret;
>
> /* Disable psr function */
> - drm_dp_dpcd_readb(&dp->aux, DP_PSR_EN_CFG, &psr_en);
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_PSR_EN_CFG, &psr_en);
> + if (ret != 1) {
> + dev_err(dp->dev, "failed to get psr config\n");
> + goto end;
> + }
> +
> psr_en &= ~DP_PSR_ENABLE;
> - drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + if (ret != 1) {
> + dev_err(dp->dev, "failed to disable panel psr\n");
> + goto end;
> + }
>
> /* Main-Link transmitter remains active during PSR active states */
> psr_en = DP_PSR_MAIN_LINK_ACTIVE | DP_PSR_CRC_VERIFICATION;
> - drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + if (ret != 1) {
> + dev_err(dp->dev, "failed to set panel psr\n");
> + goto end;
> + }
>
> /* Enable psr function */
> psr_en = DP_PSR_ENABLE | DP_PSR_MAIN_LINK_ACTIVE |
> DP_PSR_CRC_VERIFICATION;
> - drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_PSR_EN_CFG, psr_en);
> + if (ret != 1) {
> + dev_err(dp->dev, "failed to set panel psr\n");
> + goto end;
> + }
>
> analogix_dp_enable_psr_crc(dp);
> +
> + return 0;
> +end:
> + dev_err(dp->dev, "enable psr fail, force to disable psr\n");
> + dp->psr_enable = false;
> +
> + return ret;
> }
>
> -static void
> +static int
> analogix_dp_enable_rx_to_enhanced_mode(struct analogix_dp_device *dp,
> bool enable)
> {
> u8 data;
> + int ret;
>
> - drm_dp_dpcd_readb(&dp->aux, DP_LANE_COUNT_SET, &data);
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_LANE_COUNT_SET, &data);
> + if (ret != 1)
> + return ret;
>
> if (enable)
> - drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET,
> - DP_LANE_COUNT_ENHANCED_FRAME_EN |
> - DPCD_LANE_COUNT_SET(data));
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET,
> + DP_LANE_COUNT_ENHANCED_FRAME_EN |
> + DPCD_LANE_COUNT_SET(data));
> else
> - drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET,
> - DPCD_LANE_COUNT_SET(data));
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_LANE_COUNT_SET,
> + DPCD_LANE_COUNT_SET(data));
> +
> + return ret < 0 ? ret : 0;
> }
>
> -static int analogix_dp_is_enhanced_mode_available(struct analogix_dp_device *dp)
> +static int analogix_dp_is_enhanced_mode_available(struct analogix_dp_device *dp,
> + u8 *enhanced_mode_support)
> {
> u8 data;
> - int retval;
> + int ret;
>
> - drm_dp_dpcd_readb(&dp->aux, DP_MAX_LANE_COUNT, &data);
> - retval = DPCD_ENHANCED_FRAME_CAP(data);
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_MAX_LANE_COUNT, &data);
> + if (ret != 1) {
> + *enhanced_mode_support = 0;
> + return ret;
> + }
>
> - return retval;
> + *enhanced_mode_support = DPCD_ENHANCED_FRAME_CAP(data);
> +
> + return 0;
> }
>
> -static void analogix_dp_set_enhanced_mode(struct analogix_dp_device *dp)
> +static int analogix_dp_set_enhanced_mode(struct analogix_dp_device *dp)
> {
> u8 data;
> + int ret;
> +
> + ret = analogix_dp_is_enhanced_mode_available(dp, &data);
> + if (ret < 0)
> + return ret;
> +
> + ret = analogix_dp_enable_rx_to_enhanced_mode(dp, data);
> + if (ret < 0)
> + return ret;
>
> - data = analogix_dp_is_enhanced_mode_available(dp);
> - analogix_dp_enable_rx_to_enhanced_mode(dp, data);
> analogix_dp_enable_enhanced_mode(dp, data);
> +
> + return 0;
> }
>
> -static void analogix_dp_training_pattern_dis(struct analogix_dp_device *dp)
> +static int analogix_dp_training_pattern_dis(struct analogix_dp_device *dp)
> {
> + int ret;
> +
> analogix_dp_set_training_pattern(dp, DP_NONE);
>
> - drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> - DP_TRAINING_PATTERN_DISABLE);
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> + DP_TRAINING_PATTERN_DISABLE);
> +
> + return ret < 0 ? ret : 0;
> }
>
> static void
> @@ -282,7 +339,11 @@ static int analogix_dp_link_start(struct analogix_dp_device *dp)
> if (retval < 0)
> return retval;
> /* set enhanced mode if available */
> - analogix_dp_set_enhanced_mode(dp);
> + retval = analogix_dp_set_enhanced_mode(dp);
> + if (retval < 0) {
> + dev_err(dp->dev, "failed to set enhance mode\n");
> + return retval;
> + }
>
> /* Set TX pre-emphasis to minimum */
> for (lane = 0; lane < lane_count; lane++)
> @@ -567,10 +628,11 @@ static int analogix_dp_process_equalizer_training(struct analogix_dp_device *dp)
>
> if (!analogix_dp_channel_eq_ok(link_status, link_align, lane_count)) {
> /* traing pattern Set to Normal */
> - analogix_dp_training_pattern_dis(dp);
> + retval = analogix_dp_training_pattern_dis(dp);
> + if (retval < 0)
> + return retval;
>
> dev_info(dp->dev, "Link Training success!\n");
> -
> analogix_dp_get_link_bandwidth(dp, ®);
> dp->link_train.link_rate = reg;
> dev_dbg(dp->dev, "final bandwidth = %.2x\n",
> @@ -867,24 +929,32 @@ static int analogix_dp_config_video(struct analogix_dp_device *dp)
> return 0;
> }
>
> -static void analogix_dp_enable_scramble(struct analogix_dp_device *dp,
> - bool enable)
> +static int analogix_dp_enable_scramble(struct analogix_dp_device *dp,
> + bool enable)
> {
> u8 data;
> + int ret;
>
> if (enable) {
> analogix_dp_enable_scrambling(dp);
>
> - drm_dp_dpcd_readb(&dp->aux, DP_TRAINING_PATTERN_SET, &data);
> - drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_TRAINING_PATTERN_SET,
> + &data);
> + if (ret != 1)
> + return ret;
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> (u8)(data & ~DP_LINK_SCRAMBLING_DISABLE));
> } else {
> analogix_dp_disable_scrambling(dp);
>
> - drm_dp_dpcd_readb(&dp->aux, DP_TRAINING_PATTERN_SET, &data);
> - drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> + ret = drm_dp_dpcd_readb(&dp->aux, DP_TRAINING_PATTERN_SET,
> + &data);
> + if (ret != 1)
> + return ret;
> + ret = drm_dp_dpcd_writeb(&dp->aux, DP_TRAINING_PATTERN_SET,
> (u8)(data | DP_LINK_SCRAMBLING_DISABLE));
> }
> + return ret < 0 ? ret : 0;
> }
>
> static irqreturn_t analogix_dp_hardirq(int irq, void *arg)
> @@ -939,23 +1009,36 @@ static int analogix_dp_commit(struct analogix_dp_device *dp)
> return ret;
> }
>
> - analogix_dp_enable_scramble(dp, 1);
> + ret = analogix_dp_enable_scramble(dp, 1);
> + if (ret < 0) {
> + dev_err(dp->dev, "can not enable scramble\n");
> + return ret;
> + }
>
> analogix_dp_init_video(dp);
> ret = analogix_dp_config_video(dp);
> - if (ret)
> + if (ret) {
> dev_err(dp->dev, "unable to config video\n");
> + return ret;
> + }
>
> /* Safe to enable the panel now */
> if (dp->plat_data->panel) {
> - if (drm_panel_enable(dp->plat_data->panel))
> + ret = drm_panel_enable(dp->plat_data->panel);
> + if (ret) {
> DRM_ERROR("failed to enable the panel\n");
> + return ret;
> + }
> }
>
> - dp->psr_enable = analogix_dp_detect_sink_psr(dp);
> + ret = analogix_dp_detect_sink_psr(dp);
> + if (ret)
> + return ret;
> +
> if (dp->psr_enable)
> - analogix_dp_enable_sink_psr(dp);
> - return 0;
> + ret = analogix_dp_enable_sink_psr(dp);
> +
> + return ret;
> }
>
> /*
> @@ -1185,8 +1268,10 @@ static int analogix_dp_set_bridge(struct analogix_dp_device *dp)
> }
>
> ret = analogix_dp_commit(dp);
> - if (ret)
> + if (ret) {
> + DRM_ERROR("dp commit error, ret = %d\n", ret);
> goto out_dp_init;
> + }
>
> enable_irq(dp->irq);
> return 0;
>
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
next prev parent reply other threads:[~2018-03-14 6:19 UTC|newest]
Thread overview: 76+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-03-09 22:22 [PATCH v5 00/36] DRM Rockchip rk3399 (Kevin) Enric Balletbo i Serra
2018-03-09 22:22 ` [PATCH v5 01/36] drm/bridge: analogix_dp: detect Sink PSR state after configuring the PSR Enric Balletbo i Serra
2018-03-12 17:00 ` Heiko Stübner
2018-03-14 5:29 ` Archit Taneja
2018-03-14 10:32 ` Heiko Stübner
[not found] ` <20180309222327.18689-1-enric.balletbo-ZGY8ohtN/8qB+jHODAdFcQ@public.gmane.org>
2018-03-09 22:22 ` [PATCH v5 02/36] drm/rockchip: Remove analogix psr worker Enric Balletbo i Serra
2018-03-12 16:26 ` Heiko Stübner
2018-03-14 10:32 ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 03/36] drm/bridge: analogix_dp: Don't change psr while bridge is disabled Enric Balletbo i Serra
2018-03-12 17:02 ` Heiko Stübner
2018-03-14 5:30 ` Archit Taneja
2018-03-14 10:32 ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 04/36] drm/rockchip: add mutex vop lock Enric Balletbo i Serra
2018-03-12 16:29 ` Heiko Stübner
2018-03-14 10:33 ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 05/36] drm/bridge: analogix_dp: add fast link train for eDP Enric Balletbo i Serra
2018-03-14 5:52 ` Archit Taneja
2018-03-14 10:39 ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 06/36] drm/rockchip: Only wait for panel ACK on PSR entry Enric Balletbo i Serra
2018-03-12 16:58 ` Heiko Stübner
2018-03-13 0:26 ` Enric Balletbo i Serra
2018-03-14 5:54 ` Archit Taneja
2018-03-14 12:51 ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 07/36] drm/bridge: analogix_dp: Move enable video into config_video() Enric Balletbo i Serra
2018-03-14 5:59 ` Archit Taneja
2018-03-17 16:00 ` Heiko Stuebner
2018-03-09 22:22 ` [PATCH v5 08/36] drm/bridge: analogix_dp: Check AUX_EN status when doing AUX transfer Enric Balletbo i Serra
2018-03-14 6:01 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 09/36] drm/bridge: analogix_dp: Don't use fast link training when panel just powered up Enric Balletbo i Serra
2018-03-14 6:03 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 10/36] drm/bridge: analogix_dp: Retry bridge enable when it failed Enric Balletbo i Serra
2018-03-14 6:07 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 11/36] drm/bridge: analogix_dp: Wait for HPD signal before configuring link Enric Balletbo i Serra
2018-03-14 6:09 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 12/36] drm/bridge: analogix_dp: Set PD_INC_BG first when powering up edp phy Enric Balletbo i Serra
2018-03-14 6:10 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 13/36] drm/bridge: analogix_dp: Ensure edp is disabled when shutting down the panel Enric Balletbo i Serra
2018-03-14 6:14 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 14/36] drm/bridge: analogix_dp: Extend hpd check time to 100ms Enric Balletbo i Serra
2018-03-14 6:15 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 15/36] drm/bridge: analogix_dp: Fix incorrect usage of enhanced mode Enric Balletbo i Serra
2018-03-14 6:17 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 16/36] drm/bridge: analogix_dp: Check dpcd write/read status Enric Balletbo i Serra
2018-03-14 6:19 ` Archit Taneja [this message]
2018-03-09 22:23 ` [PATCH v5 17/36] drm/bridge: analogix_dp: Fix AUX_PD bit for Rockchip Enric Balletbo i Serra
2018-03-14 6:23 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 18/36] drm/bridge: analogix_dp: Reset aux channel if an error occurred Enric Balletbo i Serra
2018-03-14 6:30 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 19/36] drm/rockchip: Restore psr->state when enable/disable psr failed Enric Balletbo i Serra
2018-03-12 17:06 ` Heiko Stübner
2018-03-14 6:32 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 20/36] drm/bridge: analogix_dp: Don't use ANALOGIX_DP_PLL_CTL to control pll Enric Balletbo i Serra
2018-03-14 6:33 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 21/36] drm/bridge: analogix_dp: Fix timeout of video streamclk config Enric Balletbo i Serra
2018-03-14 6:33 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 22/36] drm/bridge: analogix_dp: Fix incorrect operations with register ANALOGIX_DP_FUNC_EN_1 Enric Balletbo i Serra
2018-03-14 6:34 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 23/36] drm/bridge: analogix_dp: Move fast link training detect to set_bridge Enric Balletbo i Serra
2018-03-14 6:52 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 24/36] drm/bridge: analogix_dp: Reorder plat_data->power_off to happen sooner Enric Balletbo i Serra
2018-03-14 6:50 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 25/36] drm/bridge: analogix_dp: Properly log AUX CH errors Enric Balletbo i Serra
2018-03-14 6:52 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 26/36] drm/bridge: analogix_dp: Properly disable aux chan retries on rockchip Enric Balletbo i Serra
2018-03-14 6:53 ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 27/36] drm/rockchip: pre dither down when output bpc is 8bit Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 28/36] drm/bridge: analogix_dp: Split the platform-specific poweron in two parts Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 29/36] drm/rockchip: analogix_dp: Do not call Analogix code before bind Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 30/36] drm/rockchip: Disable PSR on input events Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 31/36] drm/rockchip: Cancel PSR enable work before changing the state Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 32/36] drm/rockchip: psr: Avoid redundant calls to .set() callback Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 33/36] drm/rockchip: psr: Sanitize semantics of allow/disallow API Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 34/36] drm/rockchip: Disable PSR from reboot notifier Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 35/36] drm/rockchip: Disallow PSR for the whole atomic commit Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 36/36] drm/rockchip: psr: Remove flush by CRTC Enric Balletbo i Serra
2018-03-12 17:27 ` [PATCH v5 00/36] DRM Rockchip rk3399 (Kevin) Heiko Stübner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=216ddbe8-c044-e6e8-115a-69b5c2985a8e@codeaurora.org \
--to=architt@codeaurora.org \
--cc=Laurent.pinchart@ideasonboard.com \
--cc=airlied@linux.ie \
--cc=dianders@chromium.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=enric.balletbo@collabora.com \
--cc=heiko@sntech.de \
--cc=hjc@rock-chips.com \
--cc=hl@rock-chips.com \
--cc=hoegsberg@chromium.org \
--cc=hshi@chromium.org \
--cc=inki.dae@samsung.com \
--cc=jeffy.chen@rock-chips.com \
--cc=jingoohan1@gmail.com \
--cc=kernel@collabora.com \
--cc=kgene@kernel.org \
--cc=krzk@kernel.org \
--cc=kuankuan.y@gmail.com \
--cc=kyungmin.park@samsung.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-input@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=m.szyprowski@samsung.com \
--cc=mark.yao@rock-chips.com \
--cc=orjan.eide@arm.com \
--cc=rydberg@bitmath.org \
--cc=seanpaul@chromium.org \
--cc=sw0312.kim@samsung.com \
--cc=tfiga@chromium.org \
--cc=thierry.reding@gmail.com \
--cc=wxt@rock-chips.com \
--cc=wzz@rock-chips.com \
--cc=ykk@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).