From: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
To: Yong Wu <yong.wu@mediatek.com>, Joerg Roedel <joro@8bytes.org>,
Rob Herring <robh+dt@kernel.org>,
Matthias Brugger <matthias.bgg@gmail.com>,
Will Deacon <will@kernel.org>
Cc: devicetree@vger.kernel.org, srv_heupstream@mediatek.com,
Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com>,
chengci.xu@mediatek.com, xueqi.zhang@mediatek.com,
linux-kernel@vger.kernel.org, libo.kang@mediatek.com,
yen-chang.chen@mediatek.com, iommu@lists.linux-foundation.org,
yf.wang@mediatek.com, linux-mediatek@lists.infradead.org,
Hsin-Yi Wang <hsinyi@chromium.org>,
anan.sun@mediatek.com, Robin Murphy <robin.murphy@arm.com>,
mingyuan.ma@mediatek.com, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v6 00/34] MT8195 IOMMU SUPPORT
Date: Tue, 19 Apr 2022 11:00:53 +0200 [thread overview]
Message-ID: <d18394b7-7293-8e66-ed2e-649b771f0db6@collabora.com> (raw)
In-Reply-To: <20220407075726.17771-1-yong.wu@mediatek.com>
Il 07/04/22 09:56, Yong Wu ha scritto:
> This patchset adds MT8195 iommu support.
>
Hello maintainers,
This is a friendly ping to avoid forgetting about this fully reviewed and
fully tested review.
Cheers,
Angelo
> MT8195 have 3 IOMMU HWs. 2 IOMMU HW is for multimedia, and 1 IOMMU HW is
> for infra-master, like PCIe/USB.
>
> About the 2 MM IOMMU HW, something like this:
>
> IOMMU(VDO) IOMMU(VPP)
> | |
> SMI_COMMON(VDO) SMI_COMMON(VPP)
> --------------- ----------------
> | | ... | | ...
> larb0 larb2 ... larb1 larb3 ...
>
> these two MM IOMMU HW share a pgtable.
>
> About the INFRA IOMMU, it don't have larbs, the master connects the iommu
> directly. It use a independent pgtable.
>
> Also, mt8195 IOMMU bank supports. Normally the IOMMU register size only
> is 0x1000. In this IOMMU HW, the register size is 5 * 0x1000. each 0x1000
> is a bank. the banks' register look like this:
> ----------------------------------------
> |bank0 | bank1 | bank2 | bank3 | bank4|
> ----------------------------------------
> |global |
> |control| null
> |regs |
> -----------------------------------------
> |bank |bank |bank |bank |bank |
> |regs |regs |regs |regs |regs |
> | | | | | |
> -----------------------------------------
> All the banks share some global control registers, and each bank have its
> special bank registers, like pgtable base register, tlb operation registers,
> the fault status registers.
>
> In mt8195, we enable this bank feature for infra iommu, We put PCIe in bank0
> and USB in bank4. they have independent pgtable.
>
> Change note:
> v6: Rebase on v5.18-rc1.
>
> v5: https://lore.kernel.org/linux-iommu/20220217113453.13658-1-yong.wu@mediatek.com
> 1) Base on next-20220216
> 2) Remove a patch for kmalloc for protect buffer. keep the kzalloc for it.
> 3) minor fix from AngeloGioacchino, like rename the error label name
> (data_unlock to err_unlock).
> Note, keep the TODO for component compare_of[26/34].
>
> v4: https://lore.kernel.org/linux-iommu/20220125085634.17972-1-yong.wu@mediatek.com/
> 1) Base on v5.16-rc1
> 2) Base on tlb logic 2 patchset, some patches in v3 has already gone
> through that patchset.
> 3) Due to the unreadable union for v1/v2(comment in 26/33 of v3), I
> separate mtk_iommu_data for v1 and v2 totally, then remove mtk_iommu.h.
> please see patch[26/35][27/35].
> 4) add two mutex for the internal data. patch[6/35][7/35].
> 5) add a new flag PM_CLK_AO.
>
> v3: https://lore.kernel.org/linux-mediatek/20210923115840.17813-1-yong.wu@mediatek.com/
> 1) base on v5.15-rc1
> 2) Adjust devlink with smi-common, not use the property(sub-sommon).
> 3) Adjust tlb_flush_all flow,
> a) Fix tlb_flush_all only is supported in bank0.
> b) add tlb-flush-all in the resume callback.
> c) remove the pm status checking in tlb-flush-all.
> The reason are showed in the commit message.
> 4) Allow IOMMU_DOMAIN_UNMANAGED since PCIe VFIO use that.
> 5) Fix a clk warning and a null abort when unbind the iommu driver.
>
> v2: https://lore.kernel.org/linux-mediatek/20210813065324.29220-1-yong.wu@mediatek.com/
> 1) Base on v5.14-rc1.
> 2) Fix build fail for arm32.
> 3) Fix dt-binding issue from Rob.
> 4) Fix the bank issue when tlb flush. v1 always use bank->base.
> 5) adjust devlink with smi-common since the node may be smi-sub-common.
> 6) other changes: like reword some commit message(removing many
> "This patch..."); seperate serveral patches.
>
> v1: https://lore.kernel.org/linux-mediatek/20210630023504.18177-1-yong.wu@mediatek.com/
> Base on v5.13-rc1
>
> Yong Wu (34):
> dt-bindings: mediatek: mt8195: Add binding for MM IOMMU
> dt-bindings: mediatek: mt8195: Add binding for infra IOMMU
> iommu/mediatek: Fix 2 HW sharing pgtable issue
> iommu/mediatek: Add list_del in mtk_iommu_remove
> iommu/mediatek: Remove clk_disable in mtk_iommu_remove
> iommu/mediatek: Add mutex for m4u_group and m4u_dom in data
> iommu/mediatek: Add mutex for data in the mtk_iommu_domain
> iommu/mediatek: Adapt sharing and non-sharing pgtable case
> iommu/mediatek: Add 12G~16G support for multi domains
> iommu/mediatek: Add a flag DCM_DISABLE
> iommu/mediatek: Add a flag NON_STD_AXI
> iommu/mediatek: Remove the granule in the tlb flush
> iommu/mediatek: Always enable output PA over 32bits in isr
> iommu/mediatek: Add SUB_COMMON_3BITS flag
> iommu/mediatek: Add IOMMU_TYPE flag
> iommu/mediatek: Contain MM IOMMU flow with the MM TYPE
> iommu/mediatek: Adjust device link when it is sub-common
> iommu/mediatek: Allow IOMMU_DOMAIN_UNMANAGED for PCIe VFIO
> iommu/mediatek: Add a PM_CLK_AO flag for infra iommu
> iommu/mediatek: Add infra iommu support
> iommu/mediatek: Add PCIe support
> iommu/mediatek: Add mt8195 support
> iommu/mediatek: Only adjust code about register base
> iommu/mediatek: Just move code position in hw_init
> iommu/mediatek: Separate mtk_iommu_data for v1 and v2
> iommu/mediatek: Remove mtk_iommu.h
> iommu/mediatek-v1: Just rename mtk_iommu to mtk_iommu_v1
> iommu/mediatek: Add mtk_iommu_bank_data structure
> iommu/mediatek: Initialise bank HW for each a bank
> iommu/mediatek: Change the domid to iova_region_id
> iommu/mediatek: Get the proper bankid for multi banks
> iommu/mediatek: Initialise/Remove for multi bank dev
> iommu/mediatek: Backup/restore regsiters for multi banks
> iommu/mediatek: mt8195: Enable multi banks for infra iommu
>
> .../bindings/iommu/mediatek,iommu.yaml | 20 +-
> drivers/iommu/mtk_iommu.c | 955 +++++++++++++-----
> drivers/iommu/mtk_iommu.h | 101 --
> drivers/iommu/mtk_iommu_v1.c | 235 +++--
> .../dt-bindings/memory/mt8195-memory-port.h | 408 ++++++++
> include/dt-bindings/memory/mtk-memory-port.h | 2 +
> 6 files changed, 1244 insertions(+), 477 deletions(-)
> delete mode 100644 drivers/iommu/mtk_iommu.h
> create mode 100644 include/dt-bindings/memory/mt8195-memory-port.h
>
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu
prev parent reply other threads:[~2022-04-19 9:01 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-04-07 7:56 [PATCH v6 00/34] MT8195 IOMMU SUPPORT Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 01/34] dt-bindings: mediatek: mt8195: Add binding for MM IOMMU Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 02/34] dt-bindings: mediatek: mt8195: Add binding for infra IOMMU Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 03/34] iommu/mediatek: Fix 2 HW sharing pgtable issue Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 04/34] iommu/mediatek: Add list_del in mtk_iommu_remove Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 05/34] iommu/mediatek: Remove clk_disable " Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 06/34] iommu/mediatek: Add mutex for m4u_group and m4u_dom in data Yong Wu via iommu
2022-04-07 7:56 ` [PATCH v6 07/34] iommu/mediatek: Add mutex for data in the mtk_iommu_domain Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 08/34] iommu/mediatek: Adapt sharing and non-sharing pgtable case Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 09/34] iommu/mediatek: Add 12G~16G support for multi domains Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 10/34] iommu/mediatek: Add a flag DCM_DISABLE Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 11/34] iommu/mediatek: Add a flag NON_STD_AXI Yong Wu via iommu
2022-04-28 14:52 ` Matthias Brugger
2022-04-07 7:57 ` [PATCH v6 12/34] iommu/mediatek: Remove the granule in the tlb flush Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 13/34] iommu/mediatek: Always enable output PA over 32bits in isr Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 14/34] iommu/mediatek: Add SUB_COMMON_3BITS flag Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 15/34] iommu/mediatek: Add IOMMU_TYPE flag Yong Wu via iommu
2022-04-28 14:17 ` Matthias Brugger
2022-04-07 7:57 ` [PATCH v6 16/34] iommu/mediatek: Contain MM IOMMU flow with the MM TYPE Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 17/34] iommu/mediatek: Adjust device link when it is sub-common Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 18/34] iommu/mediatek: Allow IOMMU_DOMAIN_UNMANAGED for PCIe VFIO Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 19/34] iommu/mediatek: Add a PM_CLK_AO flag for infra iommu Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 20/34] iommu/mediatek: Add infra iommu support Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 21/34] iommu/mediatek: Add PCIe support Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 22/34] iommu/mediatek: Add mt8195 support Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 23/34] iommu/mediatek: Only adjust code about register base Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 24/34] iommu/mediatek: Just move code position in hw_init Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 25/34] iommu/mediatek: Separate mtk_iommu_data for v1 and v2 Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 26/34] iommu/mediatek: Remove mtk_iommu.h Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 27/34] iommu/mediatek-v1: Just rename mtk_iommu to mtk_iommu_v1 Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 28/34] iommu/mediatek: Add mtk_iommu_bank_data structure Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 29/34] iommu/mediatek: Initialise bank HW for each a bank Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 30/34] iommu/mediatek: Change the domid to iova_region_id Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 31/34] iommu/mediatek: Get the proper bankid for multi banks Yong Wu via iommu
2022-04-28 14:14 ` Matthias Brugger
2022-05-01 2:33 ` Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 32/34] iommu/mediatek: Initialise/Remove for multi bank dev Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 33/34] iommu/mediatek: Backup/restore regsiters for multi banks Yong Wu via iommu
2022-04-07 7:57 ` [PATCH v6 34/34] iommu/mediatek: mt8195: Enable multi banks for infra iommu Yong Wu via iommu
2022-04-19 9:00 ` AngeloGioacchino Del Regno [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d18394b7-7293-8e66-ed2e-649b771f0db6@collabora.com \
--to=angelogioacchino.delregno@collabora.com \
--cc=anan.sun@mediatek.com \
--cc=chengci.xu@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=hsinyi@chromium.org \
--cc=iommu@lists.linux-foundation.org \
--cc=joro@8bytes.org \
--cc=krzysztof.kozlowski@canonical.com \
--cc=libo.kang@mediatek.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=mingyuan.ma@mediatek.com \
--cc=robh+dt@kernel.org \
--cc=robin.murphy@arm.com \
--cc=srv_heupstream@mediatek.com \
--cc=will@kernel.org \
--cc=xueqi.zhang@mediatek.com \
--cc=yen-chang.chen@mediatek.com \
--cc=yf.wang@mediatek.com \
--cc=yong.wu@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox