From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pg1-f178.google.com (mail-pg1-f178.google.com [209.85.215.178]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 81D762C0273 for ; Mon, 20 Oct 2025 04:25:45 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.215.178 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760934347; cv=none; b=jZE52AX2e8hoeubw6uck7vos0cNQmhANQwaRqkmvTSKa952/i693/EEUhBJjKx8Vdg+ssf+xWPy6e0Bsbb8Ar1iqH1m9qYZ4m3e0Hm/LO35GgF3ngT7dSlYujoiOKdYMuVhbgFuwvRR3L13+1k9OuvVFyM+ght6E/GAm79gHADI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1760934347; c=relaxed/simple; bh=B02ziWQmo5WsV+VWudXschLhIhlEAVaMv4vSaAYkoAo=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=t/i3URQN5Dz3ttOs6JvMAD3FxKDjGwLwfrCt/DMQCskg52PnpRMjoN/JTrZVeyatNDIKuoCamEsCpd0egj9zQRp6KHSAr1nZGGXX8oDKBzV6VIR7coyxLa+oK46eiQ18wFKfGau57PoK6eFjlfAKu0BXaeNHtXVy7RNNo7hA7Us= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=bytedance.com; spf=pass smtp.mailfrom=bytedance.com; dkim=pass (2048-bit key) header.d=bytedance.com header.i=@bytedance.com header.b=XGPSyqSR; arc=none smtp.client-ip=209.85.215.178 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=bytedance.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=bytedance.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=bytedance.com header.i=@bytedance.com header.b="XGPSyqSR" Received: by mail-pg1-f178.google.com with SMTP id 41be03b00d2f7-b593def09e3so2615835a12.2 for ; Sun, 19 Oct 2025 21:25:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bytedance.com; s=google; t=1760934345; x=1761539145; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=nvb+N79+1rz+7OJYvNB/1WfSxRwqST+oSw7w/swSoZg=; b=XGPSyqSRnRhq5JmulstB1NXdKZIsaEyEk5/nwN1cBuSSDVPpH1LoGGVlnP8clTE/aE my4xciFeoPjbtJRO/3H1D6AXEgKk3pna5kfEOLDSaRVTprBYPj94nkdjxgWTPDkWI5/J fiCqGnJXalcvfT7223jn6dqZTs5nGGBHEp7di2alh48AR53v+J9ViKkdy9RNoSRSG+Mf Mz+g/E0pOUZpxEa6UJEAuHAGLEfSKHNy2zE1qthztfi+RF2fLhZi0cA9tfVL6k42+ymy tHQYcAHS8xUBZqlE63JTOV3ygUPL14ISJbRktfNbt8Ewpp7PGEHZ5XFDCR3jwd1f6lEg 8BXQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760934345; x=1761539145; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=nvb+N79+1rz+7OJYvNB/1WfSxRwqST+oSw7w/swSoZg=; b=OiYbXcKvfMQUEMICq4gJDijd6Xs1aIRUELVvp8rDnBEsop7xjSBNfH7zbyGSt7KiR1 YA1DlN4CKnUiE+WTLGYOl2YbvBIOd7Ok2hhjLYVnkC3SnBSSR9xPHwSyd9kk80L2nIPf blyNf3PXBEXDbyEsezI4T29R/wb9gpVrCeEt1UkWLYZ1rE0tvqgOV0Ubvum0uiR38KPz IC24yUPFX95m9uDe1Xe1qiNnxLRfch6337jw0ctrj5niK5Aa5PAHlGKDuisiVtt5Ddv1 maC3tlqe5+O4pVEB1TLDjmrP62ipQnjQwnSj+pRgNl7eH1kSkHqsvWIwCDzh3LgjjZWA y1Pg== X-Forwarded-Encrypted: i=1; AJvYcCUFDu82d0XZAvtLHfRRsdv0BFfTuNG9LtJr+ZEP6qrTbFM9IEcqYf85OxMSuh913MuapIp3P/DdO/4n4ks46gE=@vger.kernel.org X-Gm-Message-State: AOJu0YzYxfSykEnkYNQeKDsGy9SyNuvzCcjKy06UrMlEz+N5j0c+SGxH zHHKcGLjfQhywQ7GP0qwxSh+5Y7PWh4vXZ1VM9LKjTnHgpB3mmF/sGcRATtFdTQZLgM= X-Gm-Gg: ASbGnctQioeYXS9riDSYiz+qn0owFtdUQlkdR+EUK+Bn99ESxwyYtnO4lRdcRksgNKf LUIVKdnzQLTbIn/woFs7d1nWlvjOQpMl9dfhI837TGVewmiky1XC54nuwcS4/BMqd+ZQ25MnTt1 +00K0V4EIBvT0OAzers1gcg0ofOi21NBBU3/PQepkaMRo3rwbRjH6bRIwJHm9Z6RWGCSGUAHXET htB6Cn3U0Z8x2KayPNDyu3csIhQV0TVNQL3HX/bqVXgg0QcFPEf2NDDj2soq5OcfAY65gB0zkUh Z8SaQ/eC0W/qVMr4dPRE80FALNhp5DbjYsAE/QikPGNMmdCbfGOfRsJaFKHe5WQnIkL+vPeb0W8 6hPjAiFPBuG5HDYQEfJ/NHky+eW1Gr4+y3jbHCh4ymc13gPa2Gd+rRQm4SPrLD9pgHJnhCPFYmI s0aDyjXN3ao6dWaH53t105/A9R6E4W+8fDd0PTSBx65mHsd6V1txipFIRseJJa2lAutlQY6CwED g== X-Google-Smtp-Source: AGHT+IH0j6CDe697/Hu2JYLa69TXmwS2tLcGClfdWod/OVynSzlnBv0UTOF6Th9AWlAgJGMUHpIxww== X-Received: by 2002:a17:903:3c24:b0:269:8f2d:5221 with SMTP id d9443c01a7336-290c9c89cd4mr136224525ad.9.1760934344799; Sun, 19 Oct 2025 21:25:44 -0700 (PDT) Received: from J9GPGXL7NT.bytedance.net ([61.213.176.56]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-29246ec20a4sm68319325ad.7.2025.10.19.21.25.36 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Sun, 19 Oct 2025 21:25:44 -0700 (PDT) From: Xu Lu To: corbet@lwn.net, paul.walmsley@sifive.com, palmer@dabbelt.com, aou@eecs.berkeley.edu, alex@ghiti.fr, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, will@kernel.org, peterz@infradead.org, boqun.feng@gmail.com, mark.rutland@arm.com, anup@brainfault.org, atish.patra@linux.dev, pbonzini@redhat.com, shuah@kernel.org, parri.andrea@gmail.com, ajones@ventanamicro.com, brs@rivosinc.com, guoren@kernel.org Cc: linux-doc@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org, apw@canonical.com, joe@perches.com, lukas.bulwahn@gmail.com, Xu Lu Subject: [PATCH v4 09/10] RISC-V: KVM: Allow Zalasr extensions for Guest/VM Date: Mon, 20 Oct 2025 12:24:56 +0800 Message-ID: <20251020042457.30915-5-luxu.kernel@bytedance.com> X-Mailer: git-send-email 2.50.1 In-Reply-To: <20251020042457.30915-1-luxu.kernel@bytedance.com> References: <20251020042457.30915-1-luxu.kernel@bytedance.com> Precedence: bulk X-Mailing-List: linux-kselftest@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Extend the KVM ISA extension ONE_REG interface to allow KVM user space to detect and enable Zalasr extensions for Guest/VM. Signed-off-by: Xu Lu --- arch/riscv/include/uapi/asm/kvm.h | 1 + arch/riscv/kvm/vcpu_onereg.c | 2 ++ 2 files changed, 3 insertions(+) diff --git a/arch/riscv/include/uapi/asm/kvm.h b/arch/riscv/include/uapi/asm/kvm.h index ef27d4289da11..4fbc32ef888fa 100644 --- a/arch/riscv/include/uapi/asm/kvm.h +++ b/arch/riscv/include/uapi/asm/kvm.h @@ -185,6 +185,7 @@ enum KVM_RISCV_ISA_EXT_ID { KVM_RISCV_ISA_EXT_ZICCRSE, KVM_RISCV_ISA_EXT_ZAAMO, KVM_RISCV_ISA_EXT_ZALRSC, + KVM_RISCV_ISA_EXT_ZALASR, KVM_RISCV_ISA_EXT_MAX, }; diff --git a/arch/riscv/kvm/vcpu_onereg.c b/arch/riscv/kvm/vcpu_onereg.c index cce6a38ea54f2..6ae5f9859f25b 100644 --- a/arch/riscv/kvm/vcpu_onereg.c +++ b/arch/riscv/kvm/vcpu_onereg.c @@ -50,6 +50,7 @@ static const unsigned long kvm_isa_ext_arr[] = { KVM_ISA_EXT_ARR(ZAAMO), KVM_ISA_EXT_ARR(ZABHA), KVM_ISA_EXT_ARR(ZACAS), + KVM_ISA_EXT_ARR(ZALASR), KVM_ISA_EXT_ARR(ZALRSC), KVM_ISA_EXT_ARR(ZAWRS), KVM_ISA_EXT_ARR(ZBA), @@ -184,6 +185,7 @@ static bool kvm_riscv_vcpu_isa_disable_allowed(unsigned long ext) case KVM_RISCV_ISA_EXT_ZAAMO: case KVM_RISCV_ISA_EXT_ZABHA: case KVM_RISCV_ISA_EXT_ZACAS: + case KVM_RISCV_ISA_EXT_ZALASR: case KVM_RISCV_ISA_EXT_ZALRSC: case KVM_RISCV_ISA_EXT_ZAWRS: case KVM_RISCV_ISA_EXT_ZBA: -- 2.20.1