From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f173.google.com (mail-pl1-f173.google.com [209.85.214.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7DDC938D3F7 for ; Mon, 1 Jun 2026 08:44:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.173 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780303457; cv=none; b=fIGMhU5H45Yhl71jrvdOCTPXwF8vmT4JQJ6ILhcAPdrmwaQnQxWR5VU87QrWAxjZTcBqRLqZYw2jaYvHC4upy/nCFZEZBL5tzzSlqNl6A2lu7gO4ozs3oNZVTB512ipUcEnJyzoUEpqz/fa2fFnyEE6W4yErf1oOT3jv4hY0HQs= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1780303457; c=relaxed/simple; bh=rSw8xLVMbspmhOI6/O0Zaty2a8gG9W16fqgOYoREso4=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Mgv/cc6Kk6t4eRtkKZBUin/FoAKakQL3pjdAqb3kagUKVtYzp3ayGk3zMZnhYQ+FNe4Sb/ak/nmP1kDkfXhFUOwnYMLa6EnAl5DXvECj4edRyQu8V/42MJph+rgi8PyPuykVaSI0PXwImiUHTuw9qU8jFzw6XmaUtoOQ+OVVI48= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=Qv50/QHh; arc=none smtp.client-ip=209.85.214.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="Qv50/QHh" Received: by mail-pl1-f173.google.com with SMTP id d9443c01a7336-2c0c2c7d45eso10681685ad.1 for ; Mon, 01 Jun 2026 01:44:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1780303455; x=1780908255; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=AZP5r0J73Q2Ucds4N11ve2c25N4gijVaOCy/mmdW+YU=; b=Qv50/QHh4XPFkhcvvSkSILmJOMfYZXQCtFTHl/Y7BuEEn+12Axhcj/n0L6eDUXhSfR IKO0xS3gS91k3loynFwFqT5rHEw2GV7pH/BsYsjj3qVJdAhTYVf64F/OPTbvBscRYnZq 8OU7FIw4QUYVrwwTgBHQeJC8vNWjYPDfbb/Qx/EtwyxPOLIJ9DA8j7g6l+uTlArT5XJG dQgfykfvrdyMd54RhM5VqHPNQV2IFRmB6b1RJQ97r1UoLYHjvNudjUMXkwS40SBLgT4z Eq43vheK9TyOh2SgKuA6zZ88F1WWhS7FnQQZHRZuhNwewK9+/KdgDTgWbKrEPMemheDl JBQg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1780303455; x=1780908255; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=AZP5r0J73Q2Ucds4N11ve2c25N4gijVaOCy/mmdW+YU=; b=QwkH9pdTCTlK3S1bav9KicwT59gQgBDRdFPDC4Ce/npmQ+nDzUrRvTQGsWFfdrPHRi waP9ZXceQBtJpmggdtEOJf8naFtk8GajghtpdVx6yGr0FXdkpUxC9w1rH7cx4L/xvyGp PSWSabNWwkQJk1LHGkJKhPFnOkwbhuLKsemn4b2lkmnsMnPMLBNxEDqkVsmlB2OrQXN9 ou2OoGHgiBMzafYcYVkl4eOj12EH93CtrNt9X0p68zq/gFzIu2EKRw434IPh4OLIWF+o RVVP4DFNo2bYo4ciHvZ1rGWnLCcvcIy3OGokyuBs+KvEWLlmBrm+zMasrw8BBOAaPTQT VGSg== X-Forwarded-Encrypted: i=1; AFNElJ9cTRgfRSTfIU73i7o6siu/RqhOq+8lrEmQBRfjLtwVX6V6D1aUFiWU8Hkx3KuTwPtOHZSOEZxy+viUqzNLyMw=@vger.kernel.org X-Gm-Message-State: AOJu0YyBn4WXNfyqr4kXdE1gAwLkvn+z3NTMie0hJPXPhJBOhymr5gnk IcvxV2+vS6MVHEOb9pV7JxHCClBJAN6lb9KKPbcReXl60bCPFs+KwIKo X-Gm-Gg: Acq92OERcwD8YnU8prjfE78aw7thmXVtxVwfXJT4aa7MN5z/G9Bf4e9QXrw/qkbobyy RoDAdsseGt4cYCuRx6ayugun/itT9ztMDSzFcgeLAw2sF81HPIuvo2Yxy3Xnh8uqnJ8NwRxrdYL v0qfKMLtQJyYt7w/FHogVS0uYbOjpj7apfmzrGbZw9RFRCJxiqT5XeBcsqMFB/HAQOcckFGq3/D jLwrrUCw1iDHOBcgwzV8m6C5XBGYUeHMgnW3tEvxMU8+7R19KFY+9SubAa+cMVTk1dTWNKBsUtR sOGZH6t4r9SnUaWsd72E/s0gmrqvMKDBSbVprh9HcTt8nTbEKkmnnh18c/XAlXYuNfMlE7fVGpc 8A8R51m7Q6trJ4NHCdg3/8tFCijA8/2IHUA/E/dF7hSWuYLCvopD0XVpUUBx8I79HEVJfQ2UjNQ 63K6fqHHrY6C+gfNw9q78xFB40Cb8FfRJXGA== X-Received: by 2002:a17:902:e749:b0:2c0:b4f5:41d4 with SMTP id d9443c01a7336-2c0b4f5428bmr82594955ad.41.1780303454902; Mon, 01 Jun 2026 01:44:14 -0700 (PDT) Received: from localhost ([2001:19f0:8001:1b2d:5400:5ff:fefa:a95d]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bf23c26bcesm95822185ad.65.2026.06.01.01.44.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 01 Jun 2026 01:44:14 -0700 (PDT) From: Inochi Amaoto To: Paul Walmsley , Palmer Dabbelt , Albert Ou , Alexandre Ghiti , Anup Patel , Atish Patra , Paolo Bonzini , Shuah Khan , Deepak Gupta , Thomas Huth , Charlie Jenkins , Sergey Matyukevich , Inochi Amaoto Cc: linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, kvm@vger.kernel.org, kvm-riscv@lists.infradead.org, linux-kselftest@vger.kernel.org, Yixun Lan , Longbin Li , Quan Zhou Subject: [PATCH v2 6/7] RISC-V: KVM: Add support for control-flow integrity FWFT features Date: Mon, 1 Jun 2026 16:43:34 +0800 Message-ID: <20260601084336.2601675-7-inochiama@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260601084336.2601675-1-inochiama@gmail.com> References: <20260601084336.2601675-1-inochiama@gmail.com> Precedence: bulk X-Mailing-List: linux-kselftest@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Control-flow integrity is controlled through a WARL field in henvcfg. Expose the feature only if the Zicfilp/Zicfiss is supported for VS-mode. Allow the VMM to block access to the feature by disabling the ISA extension in the guest. Assisted-by: YuanSheng:claude-4.7-opus Co-developed-by: Quan Zhou Signed-off-by: Quan Zhou Signed-off-by: Inochi Amaoto --- arch/riscv/kvm/vcpu_sbi_fwft.c | 70 ++++++++++++++++++++++++++++++++++ 1 file changed, 70 insertions(+) diff --git a/arch/riscv/kvm/vcpu_sbi_fwft.c b/arch/riscv/kvm/vcpu_sbi_fwft.c index 375269e43c13..278eb95b97de 100644 --- a/arch/riscv/kvm/vcpu_sbi_fwft.c +++ b/arch/riscv/kvm/vcpu_sbi_fwft.c @@ -163,6 +163,58 @@ static long kvm_sbi_fwft_get_misaligned_delegation(struct kvm_vcpu *vcpu, return SBI_SUCCESS; } +static bool kvm_sbi_fwft_landing_pad_supported(struct kvm_vcpu *vcpu) +{ + return riscv_isa_extension_available(vcpu->arch.isa, ZICFILP); +} + +static void kvm_sbi_fwft_reset_landing_pad(struct kvm_vcpu *vcpu) +{ + kvm_sbi_fwft_env_flag_reset_helper(vcpu, ENVCFG_LPE); +} + +static long kvm_sbi_fwft_set_landing_pad(struct kvm_vcpu *vcpu, + struct kvm_sbi_fwft_config *conf, + bool one_reg_access, unsigned long value) +{ + return kvm_sbi_fwft_env_flag_set_helper(vcpu, conf, one_reg_access, + value, ENVCFG_LPE); +} + +static long kvm_sbi_fwft_get_landing_pad(struct kvm_vcpu *vcpu, + struct kvm_sbi_fwft_config *conf, + bool one_reg_access, unsigned long *value) +{ + return kvm_sbi_fwft_env_flag_get_helper(vcpu, conf, one_reg_access, + value, ENVCFG_LPE); +} + +static bool kvm_sbi_fwft_shadow_stack_supported(struct kvm_vcpu *vcpu) +{ + return riscv_isa_extension_available(vcpu->arch.isa, ZICFISS); +} + +static void kvm_sbi_fwft_reset_shadow_stack(struct kvm_vcpu *vcpu) +{ + kvm_sbi_fwft_env_flag_reset_helper(vcpu, ENVCFG_SSE); +} + +static long kvm_sbi_fwft_set_shadow_stack(struct kvm_vcpu *vcpu, + struct kvm_sbi_fwft_config *conf, + bool one_reg_access, unsigned long value) +{ + return kvm_sbi_fwft_env_flag_set_helper(vcpu, conf, one_reg_access, + value, ENVCFG_SSE); +} + +static long kvm_sbi_fwft_get_shadow_stack(struct kvm_vcpu *vcpu, + struct kvm_sbi_fwft_config *conf, + bool one_reg_access, unsigned long *value) +{ + return kvm_sbi_fwft_env_flag_get_helper(vcpu, conf, one_reg_access, + value, ENVCFG_SSE); +} + static bool kvm_sbi_fwft_pte_ad_hw_updating_supported(struct kvm_vcpu *vcpu) { return riscv_isa_extension_available(vcpu->arch.isa, SVADU) && @@ -288,6 +340,24 @@ static const struct kvm_sbi_fwft_feature features[] = { .set = kvm_sbi_fwft_set_misaligned_delegation, .get = kvm_sbi_fwft_get_misaligned_delegation, }, + { + .id = SBI_FWFT_LANDING_PAD, + .first_reg_num = offsetof(struct kvm_riscv_sbi_fwft, landing_pad.enable) / + sizeof(unsigned long), + .supported = kvm_sbi_fwft_landing_pad_supported, + .reset = kvm_sbi_fwft_reset_landing_pad, + .set = kvm_sbi_fwft_set_landing_pad, + .get = kvm_sbi_fwft_get_landing_pad, + }, + { + .id = SBI_FWFT_SHADOW_STACK, + .first_reg_num = offsetof(struct kvm_riscv_sbi_fwft, shadow_stack.enable) / + sizeof(unsigned long), + .supported = kvm_sbi_fwft_shadow_stack_supported, + .reset = kvm_sbi_fwft_reset_shadow_stack, + .set = kvm_sbi_fwft_set_shadow_stack, + .get = kvm_sbi_fwft_get_shadow_stack, + }, { .id = SBI_FWFT_PTE_AD_HW_UPDATING, .first_reg_num = offsetof(struct kvm_riscv_sbi_fwft, pte_ad_hw_updating.enable) / -- 2.54.0