From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id F3B43C433F5 for ; Mon, 21 Feb 2022 11:54:50 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1350141AbiBULzL (ORCPT ); Mon, 21 Feb 2022 06:55:11 -0500 Received: from mxb-00190b01.gslb.pphosted.com ([23.128.96.19]:52228 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1357068AbiBULzE (ORCPT ); Mon, 21 Feb 2022 06:55:04 -0500 Received: from ams.source.kernel.org (ams.source.kernel.org [IPv6:2604:1380:4601:e00::1]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 368911EEE9 for ; Mon, 21 Feb 2022 03:54:41 -0800 (PST) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id CEFCBB810DE for ; Mon, 21 Feb 2022 11:54:39 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id B5F63C340EC; Mon, 21 Feb 2022 11:54:35 +0000 (UTC) Date: Mon, 21 Feb 2022 11:54:32 +0000 From: Catalin Marinas To: Mark Brown Cc: Will Deacon , Marc Zyngier , Shuah Khan , Shuah Khan , Alan Hayward , Luis Machado , Salil Akerkar , Basant Kumar Dwivedi , Szabolcs Nagy , James Morse , Alexandru Elisei , Suzuki K Poulose , linux-arm-kernel@lists.infradead.org, linux-kselftest@vger.kernel.org, kvmarm@lists.cs.columbia.edu Subject: Re: [PATCH v11 09/40] arm64/sme: Early CPU setup for SME Message-ID: References: <20220207152109.197566-1-broonie@kernel.org> <20220207152109.197566-10-broonie@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20220207152109.197566-10-broonie@kernel.org> Precedence: bulk List-ID: X-Mailing-List: linux-kselftest@vger.kernel.org On Mon, Feb 07, 2022 at 03:20:38PM +0000, Mark Brown wrote: > SME requires similar setup to that for SVE: disable traps to EL2 and > make sure that the maximum vector length is available to EL1, for SME we > have two traps - one for SME itself and one for TPIDR2. > > In addition since we currently make no active use of priority control > for SCMUs we map all SME priorities lower ELs may configure to 0, the > architecture specified minimum priority, to ensure that nothing we > manage is able to configure itself to consume excessive resources. This > will need to be revisited should there be a need to manage SME > priorities at runtime. > > Signed-off-by: Mark Brown Reviewed-by: Catalin Marinas