[PATCH v3 08/13] [media] mtk-mipicsi: enable/disable cmos for mt2712

Stu Hsieh
2019-05-14T06:15:19Z

This patch enable/disable cmos setting for mt2712 when
vb2 start/stop streaming.

Signed-off-by: Stu Hsieh <stu.hsieh@mediatek.com>
---
.../media/platform/mtk-mipicsi/mtk_mipicsi.c | 39 +++++++++++++++++++
1 file changed, 39 insertions(+)

diff --git a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
index f9123765ebbd..44c01c8d566b 100644
--- a/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
+++ b/drivers/media/platform/mtk-mipicsi/mtk_mipicsi.c
@@ -93,9 +93,11 @@
#define CAMSV_MODULE_EN 0x10
#define CAMSV_FMT_SEL 0x14
#define CAMSV_INT_EN 0x18
+#define CAMSV_SW_CTL 0x20
#define CAMSV_CLK_EN 0x30

#define CAMSV_TG_SEN_MODE 0x500
+#define CAMSV_TG_VF_CON 0x504
#define CAMSV_TG_SEN_GRAB_PXL 0x508
#define CAMSV_TG_SEN_GRAB_LIN 0x50C
#define CAMSV_TG_PATH_CFG 0x510
@@ -518,9 +520,25 @@ static int mtk_mipicsi_vb2_start_streaming(struct vb2_queue *vq,
struct soc_camera_device *icd = soc_camera_from_vb2q(vq);
struct soc_camera_host *ici = to_soc_camera_host(icd->parent);
struct mtk_mipicsi_dev *mipicsi = ici->priv;
+ unsigned int index = 0;
+ void __iomem *base = NULL;

icd->vdev->queue = vq;

+ for (index = 0U; index < MTK_CAMDMA_MAX_NUM; ++index)
+ if (((mipicsi->link_reg_val >> index) & 0x01U) == 0x01U &&
+ !mipicsi->is_enable_irq[index]) {
+ enable_irq(mipicsi->irq[index]);
+ mipicsi->is_enable_irq[index] = true;
+
+ /*enable cmos_en and vf_en*/
+ base = mipicsi->camsv[index];
+ writel(0x00000001U | readl(base + CAMSV_TG_SEN_MODE),
+ base + CAMSV_TG_SEN_MODE);
+ writel(0x00000001U | readl(base + CAMSV_TG_VF_CON),
+ base + CAMSV_TG_VF_CON);
+ }
+
mipicsi->streamon = true;
return 0;
}
@@ -530,7 +548,28 @@ static void mtk_mipicsi_vb2_stop_streaming(struct vb2_queue *vq)
struct mtk_mipicsi_dev *mipicsi = vb2_get_drv_priv(vq);
struct mtk_mipicsi_buf *buf = NULL;
struct mtk_mipicsi_buf *tmp = NULL;
+ unsigned int i = 0U;
unsigned int index = 0;
+ void __iomem *base = NULL;
+
+ for (i = 0U; i < MTK_CAMDMA_MAX_NUM; ++i)
+ if (((mipicsi->link_reg_val >> i) & 0x01U) == 0x01U) {
+ /*disable cmos_en and vf_en*/
+ base = mipicsi->camsv[i];
+ writel(readl(base + CAMSV_TG_SEN_MODE) & 0xFFFFFFFEU,
+ base + CAMSV_TG_SEN_MODE);
+ writel(readl(base + CAMSV_TG_VF_CON) & 0xFFFFFFFEU,
+ base + CAMSV_TG_VF_CON);
+ /*camsv reset*/
+ base = mipicsi->camsv[i];
+ writel(0x00000004U | readl(base + CAMSV_SW_CTL),
+ base + CAMSV_SW_CTL);
+ writel(readl(base + CAMSV_SW_CTL) & 0xFFFFFFFBU,
+ base + CAMSV_SW_CTL);
+ disable_irq(mipicsi->irq[i]);
+ mipicsi->is_enable_irq[i] = false;
+ mipicsi->irq_status[i] = false;
+ }

spin_lock(&mipicsi->queue_lock);
while (list_empty(&(mipicsi->fb_list)) == 0) {
--
2.18.0