From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-yx1-f45.google.com (mail-yx1-f45.google.com [74.125.224.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E06A943553A for ; Wed, 22 Jul 2026 20:17:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.224.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784751456; cv=none; b=fWH9iwb1GWmJh9Vt7BJn8A7px58PLapG1xmLIdZ8YLjmNUdX/7cZdntvyg06wT+TlHEYrF9y7mv+JRELCBTid+43rvW8HLxo3mPklOQOw7Ey0QckTs3P2+9UGPU5EQRgoOT8+VmHs8EU6gv706X5vFaZcluqhH5mWG7qLOGOcJ4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1784751456; c=relaxed/simple; bh=Cp9Lf1Yb+LwwMCxqi836F8JB2LfT3ogBlX8ZlkfBiaY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=p8YK53Shum/oXRQDepqeVO7I+KZQ12TSfdGywAikklGujLH40Cx6qPqJWpBcF4Er9JhKC3B2/0pYyXQLt3LTGqsCEZW1RmmHLits1Sl9uqG3lg7feWLix/7kExb032Rc6j15ya110xZxv2StYr7+43GbnMAwV4NZ3vmfTk95Ib0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=lNMcfjRp; arc=none smtp.client-ip=74.125.224.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="lNMcfjRp" Received: by mail-yx1-f45.google.com with SMTP id 956f58d0204a3-667971437d6so16422768d50.2 for ; Wed, 22 Jul 2026 13:17:34 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1784751454; x=1785356254; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=L7OAXwu1ImBz6RiI92a0ZzOn6X9oEwvXp6jE08Kyy8I=; b=lNMcfjRpf1O3DF1LeASG+DHsKXTAiKEMIxjobrnKMu7SzxyzZb+bEcR1qX2XnfWT2M rwIU+HensdMKH6pqIH/AXjfYIYlMiDQQsLGlBFPxIeRkJxLiOPoAMum5zfOgzBmS3ecV HWJj4/MCGRIh6in17KTZUpDWks5umI7X2m7uOYac1N3/SHT/SPp0/HhewJUkYtER5v8/ q9RKj4rrvuDHVsiCN7zyJsQkH6ZZNOb2CFzkBNZT2GXaJxSSKPOTEOz4siNA2LywPC0c td0H4EUbVZoW6kab2MjO9NcZ7bXMPxB8IItLUWGMLlktQXGtbFYQ144xwob5Q7BQomC6 DmRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1784751454; x=1785356254; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=L7OAXwu1ImBz6RiI92a0ZzOn6X9oEwvXp6jE08Kyy8I=; b=HWiIWWF+mrTE9muK83AWFCc77GJxq/YCT7weqMu0JxBv1YQlE8n+j/+PMAzbSoizFP Xmn5wJVgyE7VOCuT91KdxyVfoXYNF8S9viLzVXFAL2PuqPKyPsSQxgy126OQ1pKakXZH 9nN5hGtN0ABRANZ1gJLvVyL8YIP8Y0rsKTyZpMJBpMr/7yxn0x1Euo0YJQ3+eKEjwMDq N9tT0A4oE21oCvTutsmWys2rWkhvezUHxOuHPIXX7WuioNI9Xm/Jbc0xmSOJ4NxYE71J vUDzf2aW0Cp+4lO50TUVG1MUl0oWDcScs4dqyT85U7dYRw9SdwADSqkmcWixQwLmcI5G hoig== X-Gm-Message-State: AOJu0YxR08E9BbVA10O6ftnMvOkAi/9I37CskAdv4M/M3pK/EXaNuOcx jA+1ssWHu7xcajGWw4TreW6vGRUEI/gWPPdHle5TztcrQQiuXeuulnpm X-Gm-Gg: AR+sD12nzPN4Ymz7LJxkgj7trcBj2p6/fZx+uaYZ6YRVMHiNVMLcEg2ok1plQU2+vC7 epAWgp5mAj27cM0V95zs2/a8deYoXsIE6I1ZZ9cnnkdoZR+u8FN5oPF1/hJoMb0JoDw3v37kZL/ 9oo2qGQr1SNgBs1fNacD4lMwduHiWYDeExeuFLzrtrXcl1+gekqa+JBWEq1eGnD180oQwumBe9C ydom5IbD0Mx5hRPq1Ry0G4Nk8ny7/FB6+7rmdEzc3aPnOHyjGzzrQLgLtbU8X+4/aatQt6Oy5Jr CV97N/BcY8/WxI/uW4FgXBqRke46zyLVj3a/z8y2egTfOKiAhd17o2XBHNrJ9OXuH4ug5ngs3yL KhrzJ6YftBuB4WI2S3lH6i5MMyBy0TNOa8AfbAbpwc11ExcZYBEz7G1lAz/ajBiQIHTqWo9skza XgYB3SxBKTFEAlg9eAuU3EwGhoNLf3UhfE+BaXjlBiOD5YeeE= X-Received: by 2002:a53:cf51:0:b0:667:cf87:5869 with SMTP id 956f58d0204a3-668a4c197f9mr32658d50.29.1784751453933; Wed, 22 Jul 2026 13:17:33 -0700 (PDT) Received: from zenbox ([2600:1700:18fb:6011:4392:41cd:1ce2:e391]) by smtp.gmail.com with ESMTPSA id 956f58d0204a3-6689056dfbasm1958866d50.9.2026.07.22.13.17.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 22 Jul 2026 13:17:33 -0700 (PDT) From: Justin Suess To: Sean Young , Mauro Carvalho Chehab , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Maxime Ripard Cc: linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, Sashiko , Justin Suess , Andre Przywara Subject: [PATCH v2 2/3] arm64: dts: allwinner: a523: add IR receiver nodes Date: Wed, 22 Jul 2026 16:17:16 -0400 Message-ID: <20260722201717.2205609-3-utilityemal77@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260722201717.2205609-1-utilityemal77@gmail.com> References: <20260722201717.2205609-1-utilityemal77@gmail.com> Precedence: bulk X-Mailing-List: linux-media@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The A523 has two CIR receivers, both compatible with the A31 CIR: one in the CPUX domain, clocked from the main CCU, and one in the RTC power domain, clocked from the R-CCU. Add nodes for both instances, disabled by default. Since the RX signal of each instance can be routed to more than one pin, boards with an IR receiver are expected to add the pinctrl properties next to where they enable the node. Keep the PL11 pin description in the dtsi, as boards commonly use that pin for the RTC domain instance. Cc: Andre Przywara Signed-off-by: Justin Suess --- .../arm64/boot/dts/allwinner/sun55i-a523.dtsi | 28 +++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi b/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi index ca6a16807049..19771aac68e5 100644 --- a/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi +++ b/arch/arm64/boot/dts/allwinner/sun55i-a523.dtsi @@ -327,6 +327,17 @@ ccu: clock-controller@2001000 { #reset-cells = <1>; }; + ir: ir@2005000 { + compatible = "allwinner,sun55i-a523-ir", + "allwinner,sun6i-a31-ir"; + reg = <0x02005000 0x400>; + interrupts = ; + clocks = <&ccu CLK_BUS_IR_RX>, <&ccu CLK_IR_RX>; + clock-names = "apb", "ir"; + resets = <&ccu RST_BUS_IR_RX>; + status = "disabled"; + }; + ledc: led-controller@2008000 { compatible = "allwinner,sun55i-a523-ledc", "allwinner,sun50i-a100-ledc"; @@ -927,6 +938,23 @@ r_i2c_pins: r-i2c-pins { allwinner,pinmux = <2>; function = "r_i2c0"; }; + + r_ir_rx_pin: r-ir-rx-pin { + pins = "PL11"; + allwinner,pinmux = <2>; + function = "s_cir"; + }; + }; + + r_ir: ir@7040000 { + compatible = "allwinner,sun55i-a523-ir", + "allwinner,sun6i-a31-ir"; + reg = <0x07040000 0x400>; + interrupts = ; + clocks = <&r_ccu CLK_BUS_R_IR_RX>, <&r_ccu CLK_R_IR_RX>; + clock-names = "apb", "ir"; + resets = <&r_ccu RST_BUS_R_IR_RX>; + status = "disabled"; }; pck600: power-controller@7060000 { -- 2.54.0